



HY11P54 Datasheet

**8-Bit RISC-like Mixed Signal Microcontroller
Embedded 4x32 LCD Driver
Low Noise Amplifier**

18-Bit $\Sigma\Delta$ ADC

Table of Contents

1. FEATURES	5
2. PIN DEFINITION	6
2.1. HY11P54 LQFP100 Pin Diagram.....	6
2.2. HY11P54 LQFP64 Pin Diagram.....	7
2.3. HY11P54 QFN48 Pin Diagram	8
2.4. HY11P54 I/O Description	9
3. APPLICATION CIRCUIT	13
3.1. Bridge Sensor	13
4. FUNCTION OUTLINE	14
4.1. Internal Block Diagram.....	14
4.2. Related Description and Supporting Documents	14
4.3. SD18 Network	15
4.4. LNOP2 Network	16
5. REGISTER LIST	17
6. ELECTRICAL CHARACTERISTICS.....	19
6.1. Recommended Operating Conditions.....	19
6.2. Internal RC Oscillator	20
6.3. Supply Current into VDD Excluding Peripherals Current.....	21
6.4. Port1~2.....	23
6.5. Reset (Brownout, External RST Pin, Low Voltage Detect)	24
6.6. Power System	26
6.7. LCD	28

6.8. Low Noise OPAMP 2.....	29
6.9. SD18, Power Supply and Recommended Operating Conditions	30
6.9.1. PGA, Power Supply and recommended operating conditions	30
6.9.2. SD18, performance.....	30
6.9.3. SD18 Noise Performanc	32
6.10. Build-In EPROM(BIE).....	34
6.11. Build-In EPROM(BIE) Low voltage control circuit.....	34
7. ORDERING INFORMATION	35
8. PACKAGE INFORMATION	36
8.1. LQFP64(L064)	36
8.2. LQFP100(L100)	37
8.3. QFN48(NS48)	38
9. REVISION RECORD	39

Attention :

1. HYCON Technology Corp. reserves the right to change the content of this datasheet without further notice. For most up-to-date information, please constantly visit our website: <http://www.hycontek.com> .
2. HYCON Technology Corp. is not responsible for problems caused by figures or application circuits narrated herein whose related industrial properties belong to third parties.
3. Specifications of any HYCON Technology Corp. products detailed or contained herein stipulate the performance, characteristics, and functions of the specified products in the independent state. We does not guarantee of the performance, characteristics, and functions of the specified products as placed in the customer's products or equipment. Constant and sufficient verification and evaluation is highly advised.
4. Please note the operating conditions of input voltage, output voltage and load current and ensure the IC internal power consumption does not exceed that of package tolerance. HYCON Technology Corp. assumes no responsibility for equipment failures that resulted from using products at values that exceed, even momentarily, rated values listed in products specifications of HYCON products specified herein.
5. Notwithstanding this product has built-in ESD protection circuit, please do not exert excessive static electricity to protection circuit.
6. Products specified or contained herein cannot be employed in applications which require extremely high levels of reliability, such as device or equipment affecting the human body, health/medical equipments, security systems, or any apparatus installed in aircrafts and other vehicles.
7. Despite the fact that HYCON Technology Corp. endeavors to enhance product quality as well as reliability in every possible way, failure or malfunction of semiconductor products may happen. Hence, users are strongly recommended to comply with safety design including redundancy and fire-precaution equipments to prevent any accidents and fires that may follow.
8. Use of the information described herein for other purposes and/or reproduction or copying without the permission of HYCON Technology Corp. is strictly prohibited.

1. Features

- 8-bit RISC, 66 instructions included.
- Operating voltage range: 2.2V to 3.6V, operation temperature range: -40°C~85°C.
- External Crystal Oscillator and Internal High Precision RC Oscillator, 6 CPU clock rates enable users to have the most power-saving plan.
 - Active Mode 300uA@2MHz
 - Standby Mode 3uA@32KHz
 - Sleep Mode 1uA
- 8K Word OTP (One Time Programmable) Type program memory, 256 Byte Data Memory.
- Brownout detector and Watch dog Timer, prevents CPU from Crash.
- 18-bit fully differential input Sigma-Delta Analog-to-Digital Converter (A/D).
 - Build-in PGA (Programmable Gain Amplifier) 1/4x、1/2x、1x...128x input signal gain selection.
 - Build-in Input zero point adjustment can increase measurement range according to different application.
 - Diverse data output rate. Max. 1.95ksps.
- Ultra-Low input noise (<1uVpp) OPAMP provides high output impedance small signal amplification and low current voltage transformation.
- 1.0V low temperatures drift parameter internal analog circuit common ground that equips with Push-Pull drive ability to provide sensor driving voltage.
- LVD low voltage detection function has 14 steps of voltage detect configuration and external input voltage detectable function.
- VDDA 2.4V with 10mA low dropout regulator function.
- 4x32 LCD driver
 - 1/4 Duty 1/3 Bias.
 - Embedded Charge Pump Regulated Circuit with 4 LCD Bias Voltage.
- 8-bit Timer A.
- 8-bit Timer C Module generates PWM/PFD waveform.
- Built-in EEPROM (BIE), 3.05V low voltage programming control circuit.
- Serial Communication SPI and EUART Module.
- Support 6 stack level.

		Program Memory	Data Memory	Build-IN EPROM	OPAMP	TPS	RTC	LCD	Serial Interface	Serial Pin	
Model No.	ADC	(word)	(byte)	(word)				Segment	PWM		
HY11P54-L100	9-CH	8k	256	64,LV	1	-	Y	13xI + 12xIO	4x32	1-CH	EUART LQFP 100
HY11P54-L064	7-CH	8k	256	64,LV	1	-	Y	10xI + 10xIO	4x30	1-CH	EUART LQFP 64
HY11P54-NS48	8-CH	8k	256	64,LV	1	-	Y	11xI + 11xIO	-	1-CH	EUART QFN 48

2. Pin Definition

2.1. HY11P54 LQFP100 Pin Diagram




Figure 2-1 HY11P54 LQFP100 Pin Diagram

2.2. HY11P54 LQFP64 Pin Diagram




Figure 2-2 HY11P54 LQFP64 Pin Diagram

2.3. HY11P54 QFN48 Pin Diagram




Figure 2-3 HY11P54 QFN48 Pin Diagram

Note 1 : VPP and RST use the same pin. Input voltage cannot exceed 5.8V when not programming EPROM.

Note 2 : TST and PT1.3 use the same pin. Input voltage cannot exceed Vdd+0.3V while operating.

Note 3 : If PT1.3 is not configured as external button pin, it will enhance the anti-interference ability.

2.4. HY11P54 I/O Description

"I/O" input/output, "I" input, "O" output, "S" Smith Trigger, "C" CMOS features compatible input/output, "P" power supply, "A" analog channel

QFN48 Pin NO.	LQFP64 Pin NO.	LQFP100 Pin NO.	Pin Name HY11P54	Pin Characteristic		Description
				Pin Type	Buffer Type	
-	5	6	VLCD	P	P	Power supply for LCD
46	6	7	VDD	P	P	Power supply for IC operation
47	7	10	PT2.0/XTO	PT2.0	IO	Digital I/O
				XTO	A	External oscillator output
48	8	11	PT2.1/XTI	PT2.1	I/O	Digital I/O
				XTI	A	External oscillator output
1	9	12	PT2.2/PWM0/PFD	PT2.2	I/O	Digital I/O
			PWM0	O	C	PWM output
			PFD	O	C	PFD output
2	10	13	PT2.3/TMCKI	PT2.3	I/O	Digital I/O
			TMCKI	I	S	TIMERC clock source input
3	11	14	PT2.4	I/O	S	Digital I/O
4	-	15	PT2.5	I/O	S	Digital I/O
5	-	16	PT2.6	I/O	S	Digital I/O
-	-	17	PT2.7	I/O	S	Digital I/O
6	12	18	VDDA	P	P	Regulator output, analog circuit power source
7	13	19	ACM	P	P	Internal analog circuit command ground pin
8	14	21	AI0	A	A	Analog channel pin
9	15	22	AI1	A	A	Analog channel pin
10	16	29	AI2	A	A	Analog channel pin
11	17	30	PT4.3/AI3			

HY11P54

Embedded 18-Bit ΣΔADC

8-Bit RISC-like Mixed Signal Microcontroller



			PT4.3 AI3	I A	S A	Digital I/O Analog channel pin
12	18	31	PT4.4/AI4 PT4.4 AI4	I A	S A	Digital I/O Analog channel pin
13	19	32	PT4.5/AI5 PT4.5 AI5	I A	S A	Digital I/O Analog channel pin
14	20	33	PT4.6/AI6 PT4.6 AI6	I A	S A	Digital I/O Analog channel pin
15	-	34	PT4.7/AI7 PT4.7 AI7	I A	S A	Digital I/O Analog channel pin
-	-	35	PT5.0/AI8 PT5.0 AI8	I A	S A	Digital I/O Analog channel pin
16	21	36	PT5.1/AI9 PT5.1 AI9	I A	S A	Digital I/O Analog channel pin
17	-	37	PT5.2/AI10 PT5.2 AI10	I A	S A	Digital I/O Analog channel pin
-	-	38	PT5.3/AI11 PT5.3 AI11	I A	S A	Digital I/O Analog channel pin
18	22	39	VSS	P	P	Grounding pin for IC operation voltage
19	23	41	OPO2	A	A	OP output
20	24	42	RST/VPP RST VPP	I P	S P	Reset IC EPROM Programming voltage input
21	25	43	PT1.0/INT0/PSCK PT1.0 INT0 PSCK	I I I	C S S	Digital input Interrupt input INT0 OTP programming

HY11P54

Embedded 18-Bit ΣΔADC

8-Bit RISC-like Mixed Signal Microcontroller



							interface SCK
22	26	44	PT1.1/INT1/PSDI PT1.1 INT1 PSDI	I I I	C S S	Digital input Interrupt input INT1 OTP programming interface SDI	
23	27	45	PT1.2/LVDIN PT1.2 LVDIN	I A	C A	Digital input LVD external signal input port	
24	28	46	PT1.3/TST/RC PT1.3 TST RC	I I I	C S S	Digital input Test Mode input pin (invalid) EUART communication interface RC	
25	29	47	PT1.4/TX PT1.4 TX	I/O I	C S	Digital I/O EUART communication interface TX	
26	30	48	PT1.5/PSDO PT1.5 PSDO	I/O O	S C	Digital I/O OTP programming interface SDO	
27	31	56	PT1.6 PT1.6	I/O	S	Digital I/O	
28	32	57	PT1.7/BZ PT1.7 BZ	I/O O	S C	Digital I/O Buzzer output	
-	33	58	SEG33	O	A	Segment output for LCD	
-	34	59	SEG32	O	A	Segment output for LCD	
-	35	60	SEG31	O	A	Segment output for LCD	
-	36	61	SEG30	O	A	Segment output for LCD	
-	37	62	SEG29	O	A	Segment output for LCD	
-	38	63	SEG28	O	A	Segment output for LCD	
-	39	64	SEG27	O	A	Segment output for LCD	
-	40	65	SEG26	O	A	Segment output for LCD	

HY11P54

Embedded 18-Bit ΣΔADC

8-Bit RISC-like Mixed Signal Microcontroller



-	41	66	SEG25	O	A	Segment output for LCD
-	42	67	SEG24	O	A	Segment output for LCD
-	43	68	SEG23	O	A	Segment output for LCD
-	44	69	SEG22	O	A	Segment output for LCD
-	45	70	SEG21	O	A	Segment output for LCD
-	46	71	SEG20	O	A	Segment output for LCD
-	47	77	SEG19	O	A	Segment output for LCD
-	48	78	SEG18	O	A	Segment output for LCD
-	49	79	SEG17	O	A	Segment output for LCD
-	50	80	SEG16	O	A	Segment output for LCD
-	51	81	SEG15	O	A	Segment output for LCD
-	52	82	SEG14	O	A	Segment output for LCD
-	53	83	SEG13	O	A	Segment output for LCD
-	54	84	SEG12	O	A	Segment output for LCD
-	55	85	SEG11	O	A	Segment output for LCD
-	56	86	SEG10	O	A	Segment output for LCD
-	57	87	SEG9	O	A	Segment output for LCD
-	58	88	SEG8	O	A	Segment output for LCD
-	59	89	SEG7	O	A	Segment output for LCD
-	60	90	SEG6	O	A	Segment output for LCD
-	61	91	SEG5	O	A	Segment output for LCD
-	62	92	SEG4	O	A	Segment output for LCD
-	63	93	SEG3	O	A	Segment output for LCD
-	64	94	SEG2	O	A	Segment output for LCD
-	1	95	COM3	O	A	Segment output for LCD
-	2	96	COM2	O	A	Segment output for LCD
-	3	97	COM1	O	A	Segment output for LCD
-	4	98	COM0	O	A	Segment output for LCD
-	-	Others	NC	-	-	Not connect

Table 2-1 Pin Definition and Function Description

3. Application Circuit

3.1. Bridge Sensor




Figure 3-1 Application Circuit of Compensation Bridge Sensor

Note : DCSET[2:0] can conduct bias adjustment of Load Cell zero point voltage address.

4. Function Outline

4.1. Internal Block Diagram




Figure 4-1 HY11P54 Internal Block Diagram

4.2. Related Description and Supporting Documents

IC Function Related Operating Instruction

DS-HY11P54-Vxx HY11P54 Data Sheet

UG-HY11S14-Vxx HY11Pxx Series Users' Manual

APD-CORE002-Vxx H08A Instruction Description

Development Tool Related Operating Instruction

APD-HYIDE006-Vxx HY11xxx Series Development Tool Software Instruction Manual

APD-HYIDE005-Vxx HY11xxx Series Development Tool Hardware Instruction Manual

APD-OTP001-Vxx OTP Products Programming Pin Manual

Product Production Related Operating Instruction

APD-HYIDE004-Vxx HY1xxxx Series Production Line Specialized Programmer Manual

BDI-HY11P54-Vxx HY11P54 Individual Product Die Bonding Information

4.3. SD18 Network




Figure 4-2 SD18 Network

4.4. LNOP2 Network




Figure 4-3 Low Noise OPAMP2 Network

6. Electrical Characteristics

Absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Voltage applied at V_{DD} to V_{SS}	-0.2 V to 4.0 V
Voltage applied to any pin	-0.2 V to V_{DD} + 0.3 V
Voltage applied to RST/VPP pin	-0.2 V to 6.9 V
Voltage applied to TST/PT1.3 pin	-0.2 V to V_{DD} + 1 V
Diode current at any device terminal.....	± 2 mA
Storage temperature, Tstg: (unprogrammed device)	-55°C to 150°C
(programmed device)	-40°C to 85°C
Total power dissipation.....	0.5w
Maximum output current sink by any PORT1 to PORT2 I/O pin.....	.25mA

6.1. Recommended Operating Conditions

$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$, unless otherwise noted

Sym.	Parameter		Test Conditions		Min.	Typ.	Max.	unit	
V_D D	Supply Voltage		All digital peripherals and CPU		2.2	3.6		V	
			Analog peripherals		2.4	3.6			
V_S S	Supply Voltage				0	0			
X T	External Oscillator Frequency	Watch crystal	$V_{DD} = 2.2V$, $ENXT[0]=1$	XTSP[0]=0, XTHSP[0]=0	32.768K			Hz	
		Ceramic resonator		XTSP[0]=1, XTHSP[0]=0	450K				
		Crystal		XTSP[0]=1, XTHSP[0]=0	1M				




Figure 6.3-5 I_{LP2} vs. VDD




Figure 6.3-6 I_{LP3} vs. VDD




Figure 6.3-7 I_{AM1} vs. Temperature




Figure 6.3-8 I_{LP2} vs. Temperature




Figure 6.3-9 I_{LP3} vs. Temperature




Figure6.6-5 ACM Load vs. VDDA




Figure6.6-6 ACM vs. Temperature

The RMS noise are referred to the input. The Effective Number of Bits (ENOB(RMS Bit)) is defined as:

$$\text{ENOB(RMS)} = \frac{\ln\left(\frac{\text{FSR}}{\text{RMS Noise}}\right)}{\ln(2)}$$

$$\text{RMS Noise} = \frac{\left(2 \times \text{VREF} \times \sqrt{\sum_{k=1}^{1024} (\text{ADO}[k] - \text{Average})^2}\right)}{2^{23}}$$

Where FSR (Full - Scale Range) = $2 \times \text{VREF}/\text{Gain}$.

$$\text{Average} = \frac{\sum_{k=1}^{1024} (\text{ADO}[k])}{1024}$$




Figure 6.9-4(a) RMS Noise Diagram




Figure 6.9-4(b) Output Code Diagram




Figure 6.9-4(c) RMS Noise Diagram




Figure 6.9-4(d) Output Code Diagram

HY11P54

Embedded 18-Bit $\Sigma\Delta$ ADC

8-Bit RISC-like Mixed Signal Microcontroller

6.10. Build-In EPROM(BIE)


$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
V_{BIE}	Supply Voltage		6.0	6.5		V
I_{BIE}	Operation supply current		5			mA
V_{SS}	Supply Voltage		0			V
When using external V_{BIE} power to write BIE zone, one word can be written in a time via instruction in BIE zone.						

6.11. Build-In EPROM(BIE) Low voltage control circuit

$T_A=25^\circ\text{C}$, $V_{DD} = 3.05\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
T_O	Operation temperature range		0	25	40	°C
V_{DD}	Operation supply Voltage		3.05		3.4	V
V_{SS}	Supply Voltage		0			V
Starts 3.05V low programming voltage control circuit, it is not necessary to connect V_{BIE} power to program BIE zone.						



BIE typical application

HY11P54

Embedded 18-Bit ΣΔADC

8-Bit RISC-like Mixed Signal Microcontroller



7. Ordering Information

Device No. ¹	Package Type	Pins	Package Drawing		Code ²	Shipment Packing Type	Unit Q'ty	Material Composition	MSL ³
			D	000	Code ²				
HY11P54-D000	Die	-	D	000	000	-	100	Green ⁴	-
HY11P54-L064	LQFP	64	L	064	000	Tray	250	Green ⁴	MSL-3
HY11P54-L100	LQFP	100	L	100	000	Tray	90	Green ⁴	MSL-3
HY11P54-NS48	QFN	48	N	S48	000	Tray	490	Green ⁴	MSL-3

¹ Device No.: Model No. – Package Type Description – Code (Blank Code/ Standard/ Customized Programming Code)

Ex: Your customized programming code is 008 and you require die shipment.

The device No. will be HY11P54-D000-008

Ex: You request blank code in die package.

The device No. will be HY11P54-D000.

Ex: You request blank code in LQFP 100 package.

The device No. will be HY11P54-L100.

And please clearly indicate the shipment packing type when placing orders.

Ex: Your customized programming code is 009 and you require products in LQFP 100 package. The device No. will be HY11P54-L100-009. And please clearly indicate the shipment packing type when placing orders.

² Code:

“001”~ “999” is standard or customized programming code. Blank code does not have these numbers.

³ MSL:



The Moisture Sensitivity Level ranking conforms to IPC/JEDEC J-STD-020 industry standard categorization. The products are processed, packed, transported and used with reference to IPC/JEDEC J-STD-033.

⁴ Green (RoHS & no Cl/Br):

HYCON products are Green products that compliant with RoHS directive and are Halogen free (Br/Cl<0.1%).


8. Package Information

8.1. LQFP64(L064)




VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

SYMBOLS	MIN.	NOM.	MAX.
A	—	—	1.60
A1	0.05	—	0.15
A2	1.35	1.40	1.45
b	0.13	0.18	0.23
c	0.09	—	0.20
D	9.00	BSC	
D1	7.00	BSC	
e	0.40	BSC	
E	9.00	BSC	
E1	7.00	BSC	
L	0.45	0.60	0.75
L1		1.00	REF
Θ	0°	3.5°	7°



JEDEC MS-026 compliant


8.2. LQFP100(L100)



SYMBOLS	MIN.	NOM.	MAX.
A	--	--	1.60
A1	0.05	--	0.15
A2	1.35	1.40	1.45
b	0.17	0.20	0.27
c	0.09	0.127	0.20
D	16.00	BSC	
D1	14.00	BSC	
E	16.00	BSC	
E1	14.00	BSC	
e	0.50	BSC	
L	0.45	0.60	0.75
L1	1.00	REF	

Note:

1. All dimensions refer to JEDEC OUTLINE MS-026.
2. Do not include Mold Flash or Protrusions.

8.3. QFN48(NS48)

SYMBOLS	MIN	NOM	MAX
A	0.50	0.55	0.60
A1	0.00	0.02	0.05
A3	0.15 REF.		
b	0.13	0.18	0.23
b1	0.07	0.12	0.17
D	5.00 BSC		
E	5.00 BSC		
D2	3.65	3.70	3.75
E2	3.65	3.70	3.75
L	0.35	0.40	0.45
e	0.35 BSC		

9. Revision Record

Major differences are stated thereinafter:

Version	Page	Revision Summary
V06	All	First edition
V07	3,5,35,38	QFN Series Pin Code Name Change