



---

**HY11P14**  
**Datasheet**  
**8-Bit RISC-Like Mixed Signal Microcontroller**  
**Embedded 4x40 LCD Driver**  
**Low Noise Amplifier**  
**18-Bit  $\Sigma\Delta$ ADC**

## Table of Contents

<b>1. FEATURES .....</b>	<b>5</b>
<b>2. PIN DEFINITION .....</b>	<b>6</b>
2.1 LQFP100 Pin Diagram.....	6
2.2 LQFP64 Pin Diagram.....	7
2.3 LQFP100 Pinout I/O Description.....	8
<b>3. APPLICATION CIRCUIT .....</b>	<b>13</b>
3.1 Bridge Sensor .....	13
<b>4. FUNCTION OUTLINE .....</b>	<b>14</b>
4.1 Internal Block Diagram.....	14
4.2 Related Description and Supporting Documents .....	14
4.3 SD18 Network .....	15
4.4 Low Noise OPAMP Network .....	16
4.5 Enhance Comparator Network.....	17
<b>5. REGISTER LIST .....</b>	<b>18</b>
<b>6. ELECTRICAL CHARACTERISTICS.....</b>	<b>20</b>
6.1 Recommended Operating Conditions.....	20
6.2 Internal RC Oscillator .....	21
6.3 Supply Current into VDD Excluding Peripherals Current.....	22
6.4 Port1~5.....	24
6.5 Reset (Brownout, External RST Pin, Low Voltage Detect) .....	25
6.6 Power System .....	27

---

6.7 LCD .....	29
6.8 Low Noise OPAMP .....	30
6.9 SD18, Power Supply and Recommended Operating Conditions .....	31
6.10 PGA, Power Supply and Recommended Operating Conditions .....	31
6.11 SD18, Performance II (fSD18=250KHz) .....	31
6.12 SD18, Temperature Sensor.....	34
6.13 SD18 Noise Performance .....	35
<b>7. ORDERING INFORMATION .....</b>	<b>37</b>
<b>8. PACKAGE INFORMATION .....</b>	<b>38</b>
8.1 LQFP100(L100) .....	38
8.2 LQFP64(L064) .....	39
<b>9. REVISION HISTORY.....</b>	<b>40</b>

## Attention :

1. HYCON Technology Corp. reserves the right to change the content of this datasheet without further notice. For most up-to-date information, please constantly visit our website:  
<http://www.hycontek.com> .
2. HYCON Technology Corp. is not responsible for problems caused by figures or application circuits narrated herein whose related industrial properties belong to third parties.
3. Specifications of any HYCON Technology Corp. products detailed or contained herein stipulate the performance, characteristics, and functions of the specified products in the independent state. We does not guarantee of the performance, characteristics, and functions of the specified products as placed in the customer's products or equipment. Constant and sufficient verification and evaluation is highly advised.
4. Please note the operating conditions of input voltage, output voltage and load current and ensure the IC internal power consumption does not exceed that of package tolerance. HYCON Technology Corp. assumes no responsibility for equipment failures that resulted from using products at values that exceed, even momentarily, rated values listed in products specifications of HYCON products specified herein.
5. Notwithstanding this product has built-in ESD protection circuit, please do not exert excessive static electricity to protection circuit.
6. Products specified or contained herein cannot be employed in applications which require extremely high levels of reliability, such as device or equipment affecting the human body, health/medical equipments, security systems, or any apparatus installed in aircrafts and other vehicles.
7. Despite the fact that HYCON Technology Corp. endeavors to enhance product quality as well as reliability in every possible way, failure or malfunction of semiconductor products may happen. Hence, users are strongly recommended to comply with safety design including redundancy and fire-precaution equipments to prevent any accidents and fires that may follow.
8. Use of the information described herein for other purposes and/or reproduction or copying without the permission of HYCON Technology Corp. is strictly prohibited.

### 1. Features

- 8-bit RISC, 66 instructions included.
- Operating voltage range: 2.2V to 3.6V, operation temperature range: -40°C~85°C.
- External Crystal Oscillator and Internal High Precision RC Oscillator, 6 CPU clock rates enable users to have the most power-saving plan.
  - Active Mode 300uA@2MHz
  - Standby Mode 3uA@32KHz
  - Sleep Mode 1uA
- 8K Word OTP (One Time Programmable) Type program memory, 512 Byte Data Memory.
- Brownout detector and Watch dog Timer, prevents CPU from Crash.
- 18-bit fully differential input Sigma-Delta Analog-to-Digital Converter (A/D)
  - Build-in PGA (Programmable Gain Amplifier) 1/4x、1/2x、1x...128x, 10 input signal gain selection.
  - Build-in Input zero point adjustment can increase measurement range according to different application.
  - Built-in high impedance input buffer (Not suitable for 4x or upwards input gain).
  - Built-in absolute temperature sensor
- Ultra-Low input noise (<1uVpp) OPAMP provides high output impedance small signal amplification and low current voltage transformation.
- 1.0V, 1.2V low temperatures drift parameter internal analog circuit common ground that equips with Push-Pull drive ability to provide sensor driving voltage.
- LVD low voltage detection function has 14 steps of voltage detect configuration and external input voltage detectable function.
- VDDA can select 4 different output voltage that equips with 10mA low dropout regulator function.
- 4x40 LCD driver
  - Static, 1/2, 1/3, 1/4 Duty and 1/3 Bias programmable option
  - Embedded Charge Pump Regulated Circuit with 4 LCD Bias Voltage.
- Enhanced comparator
  - Two sets power voltage generator
  - Equipped with 0.25x or 0.5x operating voltage comparison and auto-transformation function and 15 steps comparison voltage setup
  - Built-in temperature sensor
- 8-bit Timer A
- 16-bit Timer B Module has Capture/ Compare function
- 8-bit Timer C Module generates PWM/ PFD waveform
- Serial Communication SPI and EUART Module
- Support 8 stack level

## 2. Pin Definition

### 2.1 LQFP100 Pin Diagram




Figure 2-1 HY11P14 LQFP100 Pin Diagram

Note 1 : VPP and RST use the same pin. Input voltage cannot exceed 5.8V when not programming EPROM.

Note 2 : TST and PT1.3 use the same pin. Input voltage cannot exceed Vdd+0.3V while operating.

Note 3 : If PT1.3 is not configured as external button pin, it will enhance the anti-interference ability.

## 2.2 LQFP64 Pin Diagram




Figure 2-2 HY11P14 LQFP64 Pin Diagram

Note 1 : VPP and RST use the same pin. Input voltage cannot exceed 5.8V when not programming EPROM.

Note 2 : TST and PT1.3 use the same pin. Input voltage cannot exceed Vdd+0.3V while operating.

Note 3 : If PT1.3 is not configured as external button pin, it will enhance the anti-interference ability.

### 2.3 LQFP100 Pinout I/O Description

"I/O" input/output, "I" input, "O" output, "S" Smith Trigger, "C" CMOS features compatible input/output, "P" power supply, "A" analog channel

LQFP64 Pin No.	LQFP100 Pin No.	Pin Name	Pin Characteristic		Description
			Pin Type	Buffer Type	
34	1	RST/VPP			Reset IC EPROM Programming voltage input
		RST	I	S	
		VPP	P	P	
35	2	PT1.0/INT0/PSCK/CPAI6			Digital input
		PT1.0	I	S	
		INT0	I	S	Interrupt input INT0
		PSCK	I	S	OTP programming interface SCK
		CPAI6	I	A	ECPA analog input channel
36	3	PT1.1/INT1/PSDI/SC E/CPAI7			
		PT1.1	I	S	Digital input
		INT1	I	S	Interrupt input INT1
		PSDI	I	S	OTP programming interface SDI
		SCE	I/O	S	SPI communication interface SCE
		CPAI7	I	A	ECPA analog input channel
37	4	PT1.2/SDI/LVDIN			Digital input
		PT1.2	I	S	
		SDI	I/O	S	SPI communication interface SDI
		LVDIN	A	A	LVD external signal input port
38	5	PT1.3/TST/RC			Digital input
		PT1.3	I	S	
		RC	I	S	EUART communication interface RC
		TST	I	S	Test Mode input pin (invalid)
39	6	PT1.4/TX			Digital I/O
		PT1.4	I/O	S	
		TX	I/O	S	EUART communication interface TX
40	7	PT1.5/PSDO/SDO			Digital I/O
		PT1.5	I/O	S	
		PSDO	O	C	OTP programming interface SDO
		SDO	I/O	S	SPI communication interface SDO
41	8	PT1.6/SCK			Digital I/O
		PT1.6	I/O	S	
		SCK	I/O	S	SPI communication interface SCK

# HY11P14

Embedded 18-Bit ΣΔADC

8-Bit RISC-Like Mixed Signal Microcontroller



42	9	PT1.7/BZ	PT1.7 BZ	I/O O	S C	Digital I/O Buzzer output
43	10	PT3.0		I/O	C	Digital I/O
44	11	PT3.1		I/O	C	Digital I/O
45	12	PT3.2		I/O	C	Digital I/O
46	13	PT3.3		I/O	C	Digital I/O
47	14	PT3.4		I/O	C	Digital I/O
-	15	PT3.5		I/O	C	Digital I/O
-	16	PT3.6		I/O	C	Digital I/O
-	17	PT3.7		I/O	C	Digital I/O
-	18	NC		-	-	Unused
-	19	NC		-	-	Unused
-	20	NC		-	-	Unused
-	21	NC		-	-	Unused
-	22	NC		-	-	Unused
-	23	NC		-	-	Unused
-	24	NC		-	-	Unused
-	25	NC		-	-	Unused
-	26	SEG41		O	A	Segment output for LCD
-	27	SEG40		O	A	Segment output for LCD
-	28	SEG39		O	A	Segment output for LCD
-	29	SEG38		O	A	Segment output for LCD
-	30	SEG37		O	A	Segment output for LCD
-	31	SEG36		O	A	Segment output for LCD
-	32	SEG35		O	A	Segment output for LCD
48	33	SEG34		O	A	Segment output for LCD
49	34	SEG33		O	A	Segment output for LCD
50	35	SEG32		O	A	Segment output for LCD
51	36	SEG31		O	A	Segment output for LCD
52	37	SEG30		O	A	Segment output for LCD
53	38	SEG29		O	A	Segment output for LCD
54	39	SEG28		O	A	Segment output for LCD
55	40	SEG27		O	A	Segment output for LCD
56	41	SEG26		O	A	Segment output for LCD
57	42	SEG25		O	A	Segment output for LCD
58	43	SEG24		O	A	Segment output for LCD

# HY11P14

Embedded 18-Bit ΣΔADC

8-Bit RISC-Like Mixed Signal Microcontroller



59	44	SEG23	O	A	Segment output for LCD
60	45	SEG22	O	A	Segment output for LCD
61	46	SEG21	O	A	Segment output for LCD
62	47	SEG20	O	A	Segment output for LCD
63	48	SEG19	O	A	Segment output for LCD
64	49	SEG18	O	A	Segment output for LCD
1	50	SEG17	O	A	Segment output for LCD
2	51	SEG16	O	A	Segment output for LCD
3	52	SEG15	O	A	Segment output for LCD
4	53	SEG14	O	A	Segment output for LCD
5	54	SEG13	O	A	Segment output for LCD
6	55	SEG12	O	A	Segment output for LCD
7	56	SEG11	O	A	Segment output for LCD
8	57	SEG10	O	A	Segment output for LCD
9	58	SEG9	O	A	Segment output for LCD
10	59	SEG8	O	A	Segment output for LCD
11	60	SEG7	O	A	Segment output for LCD
-	61	SEG6	O	A	Segment output for LCD
-	62	SEG5	O	A	Segment output for LCD
-	63	SEG4	O	A	Segment output for LCD
-	64	SEG3	O	A	Segment output for LCD
-	65	SEG2	O	A	Segment output for LCD
13	66	COM3/SEG1	O	A	COM/segment output for LDO
14	67	COM2/SEG0	O	A	COM/segment output for LDO
15	68	COM1	O	A	COM output for LDO
16	69	COM0	O	A	COM output for LDO
17	70	VLCD	P	P	Power supply for LCD
-	71	NC	-	-	Unused
-	72	NC	-	-	Unused
-	73	NC	-	-	Unused
-	74	NC	-	-	Unused
-	75	NC	-	-	Unused
18	76	VDD	P	P	Power supply for IC operation
19	77	PT2.0/XTO PT2.0 XTO	I/O A	S A	Digital I/O External oscillator output
20	78	PT2.1/XTI			

		PT2.1 XTI	I/O A	S A	Digital I/O External oscillator input
-	79	PT2.2/PWM0/PFD/CPAI0  PT2.2 PWM0 PFD CPAI0	I/O O O I	C C C A	Digital I/O PWM output PFD output ECPA analog channel pin
-	80	PT2.3/TMCKI/CPAI1/PWM 1  PT2.3 TMCKI CPAI1 PWM1	I/O I O	S S A C	Digital I/O TIMERC clock source input ECPA analog channel pin PWM input
21	81	PT2.4/CCP0/CPAI2/PWM2  PT2.4 CCP0 CPAI2 PWM2	I/O I I O	S S A C	Digital I/O Capture/compare mode signal interface ECPA analog channel pin PWM output
-	82	PT2.5/CCP1/CPAI3/PWM3  PT2.5 CCP1 CPAI3 PWM3	I/O I I O	S S A C	Digital I/O Capture/compare mode signal interface ECPA analog channel pin PWM output
-	83	PT2.6/CPAI4/CPAO  PT2.6 CPAI4 CPAO	I/O I I	C A A	Digital I/O ECPA analog input channel ECPA comparator output interface
-	84	PT2.7/CPAI5/CPAO  PT2.7 CPAI5 CPAO	I/O I I	C A A	Digital I/O ECPA analog input channel ECPA comparator output interface
22	85	VDDA	P	P	Regulator output, analog circuit power source
23	86	ACM	P	P	Internal analog circuit command ground pin
24	87	OPO	A	A	OP output
25	88	AI0	A	A	Analog channel pin
26	89	AI1	A	A	Analog channel pin

27	90	AI2	A	A	Analog channel pin
28	91	AI3	A	A	Analog channel pin
29	92	AI4	A	A	Analog channel pin
30	93	AI5	A	A	Analog channel pin
31	94	AI6	A	A	Analog channel pin
32	95	AI7	A	A	Analog channel pin
-	96	PT5.0/AI8 PT5.0 AI8	I A	C A	Digital input Analog channel pin
-	97	PT5.1/AI9 PT5.1 AI9	I A	C A	Digital input Analog channel pin
-	98	PT5.2/AI10 PT5.2 AI10	I A	C A	Digital input Analog channel pin
-	99	PT5.3/AI11 PT5.3 AI11	I A	C A	Digital input Analog channel pin
33	100	VSS	P	P	Grounding pin for IC operation voltage

Table 2-1 Pin Definition and Function Description

### 3. Application Circuit

#### 3.1 Bridge Sensor




Figure 3-1 Application Circuit of Temperature Compensation Bridge Sensor

Note 1 : Using temperature compensation resistor NTC basic circuit

Note 2 : DCSET[2:0] can conduct bias adjustment of Load Cell zero point voltage address

## 4. Function Outline

### 4.1 Internal Block Diagram




Figure 4-1 HY11P14 Internal Block Diagram

### 4.2 Related Description and Supporting Documents

#### IC Function Related Operating Instruction

DS-HY11P14-Vxx HY11P14 Data Sheet

UG-HY11S14-Vxx HY11Pxx Series Users' Manual

APD-CORE002-Vxx H08A Instruction Description

#### Development Tool Related Operating Instruction

APD-HYIDE006-Vxx HY11xxx Series Development Tool Software Instruction Manual

APD-HYIDE005-Vxx HY11xxx Series Development Tool Hardware Instruction Manual

APD-OTP001-Vxx OTP Products Programming Pin Manual

#### Product Production Related Operating Instruction

APD-HYIDE004-Vxx HY1xxxx Series Production Line Specialized Programmer Manual

BDI-HY11P14-Vxx HY11P14 Individual Product Die Bonding Information

### 4.3 SD18 Network




Figure 4-2 SD18 Network

#### 4.4 Low Noise OPAMP Network




Figure 4-3 Low Noise OPAMP Network

#### 4.5 Enhance Comparator Network




Figure 4-4 Enhance Comparator Network



“.”no use, “*”read/write, “w”write, “r”read, “r0”only read 0, “r1”only read 1, “w0”only write 0, “w1”only write 1 “.”unimplemented bit, “x”unknown, “u”unchanged, “d”depends on condition												
Address	File Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	A-RESET	i-RESET	R/W
52H	LCDCN1	ENLCD	LCDPR	VLCDX[1:0]	LCDBF	LCDBI[1:0]				0000 000.	0000 000.	*****-*
53H	LDCDN2	LDBL	LCDMX[1:0]							000....	000....	*-*,-*-,-*-
54H	LCD0	Segment SEG2@[3:0] and SEG3@[7:4] data register of LCD0								xxxx xxxx	uuuu uuuu	*****-***
55H	LCD1	Segment SEG4@[3:0] and SEG5@[7:4] data register of LCD1								xxxx xxxx	uuuu uuuu	*****-***
56H	LCD2	Segment SEG6@[3:0] and SEG7@[7:4] data register of LCD2								xxxx xxxx	uuuu uuuu	*****-***
57H	LCD3	Segment SEG8@[3:0] and SEG9@[7:4] data register of LCD3								xxxx xxxx	uuuu uuuu	*****-***
58H	LCD4	Segment SEG10@[3:0] and SEG11@[7:4] data register of LCD4								xxxx xxxx	uuuu uuuu	*****-***
59H	LCD5	Segment SEG12@[3:0] and SEG13@[7:4] data register of LCD5								xxxx xxxx	uuuu uuuu	*****-***
5AH	LCD6	Segment SEG14@[3:0] and SEG15@[7:4] data register of LCD6								xxxx xxxx	uuuu uuuu	*****-***
5BH	LCD7	Segment SEG16@[3:0] and SEG17@[7:4] data register of LCD7								xxxx xxxx	uuuu uuuu	*****-***
5CH	LCD8	Segment SEG18@[3:0] and SEG19@[7:4] data register of LCD8								xxxx xxxx	uuuu uuuu	*****-***
5DH	LCD9	Segment SEG20@[3:0] and SEG21@[7:4] data register of LCD9								xxxx xxxx	uuuu uuuu	*****-***
5EH	SSPCON1	SSPEN	CKP	CKE	SMP	-	-		SSPM<1:0>	0000 ..00	uuuu ...uu	*****-**
60H	SSPSTA	SSPBUT	SSPOV	Reserve for IIC					BF	00...0..0	00...0..0	r,r,-,-,r,r,r
61H	SSPBUF	SSP Receive Buffer/Transmit Register										*****-***
63H	URCON	ENSP	ENTX	TX9	TX9D	PARITY			WUE	0000 0..0	0000 0..0	*****-***
64H	URSTA		RC9D	PERR	FERR	OERR	RCIDL	TRMT	ABDOVF	.000 0110	.000 0110	-,r,r,r,r,r,r,rw0
65H	BAUDCON					ENCR	RC9	ENADD	ENABD	....0000	....0000	-,-,-,-***
66H	BRGRH	Baud Rate Generator Register High Byte										*****-***
67H	BRGRL	Baud Rate Generator Register Low Byte										*****-***
68H	TXREG	UART Transmit Register										*****-***
69H	RCREG	UART Receive Register										r,r,r,r,r,r,r
6DH	PT1	PT1.7	PT1.6	PT1.5	PT1.4	PT1.3	PT1.2	PT1.1	PT1.0	xxxx xxxx	uuuu uuuu	*****-r,r,r,r
6EH	TRISC1	TC1.7	TC1.6	TC1.5	TC1.4					0000 ....	0000 ....	*****-r,r,r
6FH	PT1DA						DA1.2	DA1.1	DA1.0	....000	....000	*****-r,r,r
70H	PT1PU	PU1.7	PU1.6	PU1.5	PU1.4	PU1.3	PU1.2	PU1.1	PU1.0	0000 0000	0000 0000	*****-r,r,r,r
71H	PT1M1					INTEG1[1:0]		INTEG0[1:0]		....0000	....0000	....,-,-,-***
72H	PT1M2	PM1.7[0]		PM1.6[0]		PM1.5[0]		PM1.4[0]		0..0..0	0..0..0	....,-,-,-***
74H	PT2	PT2.7	PT2.6	PT2.5	PT2.4	PT2.3	PT2.2	PT2.1	PT2.0	xxxx xxxx	uuuu uuuu	*****-r,r,r,r
75H	TRISC2	TC2.7	TC2.6	TC2.5	TC2.4	TC2.3	TC2.2	TC2.1	TC2.0	0000 0000	0000 0000	*****-r,r,r,r
76H	PT2DA	DA2.7	DA2.6	DA2.5	DA2.4	DA2.3	DA2.2			0000 00..	0000 00..	*****-r,r,r
77H	PT2PU	PU2.7	PU2.6	PU2.5	PU2.4	PU2.3	PU2.2	PU2.1	PU2.0	0000 0000	0000 0000	*****-r,r,r,r
78H	PT2M1		PM2.3[0]	PM2.2[1]	PM2.2[0]					....000	....000	....,-,-,-***
79H	PT2M2	PWMTR1[1:0]		PM2.6[0]		PM2.5[1]		PM2.5[0]		PM2.4[1]	PM2.4[0]	00..0000 00..0000
7AH	PT3	PT3.7	PT3.6	PT3.5	PT3.4	PT3.3	PT3.2	PT3.1	PT3.0	xxxx xxxx	uuuu uuuu	*****-r,r,r,r
7BH	TRISC3	TC3.7	TC3.6	TC3.5	TC3.4	TC3.3	TC3.2	TC3.1	TC3.0	0000 0000	0000 0000	*****-r,r,r,r
7DH	PT3PU	PU3.7	PU3.6	PU3.5	PU3.4	PU3.3	PU3.2	PU3.1	PU3.0	0000 0000	0000 0000	*****-r,r,r,r
80H ~ FFH	GENERAL PURPOSE REGISTER @ 128Byte										xxxx xxxx	uuuu uuuu
100H~17FH	GENERAL PURPOSE REGISTER @ 128Byte										xxxx xxxx	uuuu uuuu
180H	LCD10	Segment SEG22@[3:0] and SEG23@[7:4] data register of LCD10										*****-r,r,r,r,r
181H	LCD11	Segment SEG24@[3:0] and SEG25@[7:4] data register of LCD11										*****-r,r,r,r,r
182H	LCD12	Segment SEG26@[3:0] and SEG27@[7:4] data register of LCD12										*****-r,r,r,r,r
183H	LCD13	Segment SEG28@[3:0] and SEG29@[7:4] data register of LCD13										*****-r,r,r,r,r
184H	LCD14	Segment SEG30@[3:0] and SEG31@[7:4] data register of LCD14										*****-r,r,r,r,r
185H	LCD15	Segment SEG32@[3:0] and SEG33@[7:4] data register of LCD15										*****-r,r,r,r,r
186H	LCD16	Segment SEG34@[3:0] and SEG35@[7:4] data register of LCD16										*****-r,r,r,r,r
187H	LCD17	Segment SEG36@[3:0] and SEG37@[7:4] data register of LCD17										*****-r,r,r,r,r
188H	LCD18	Segment SEG38@[3:0] and SEG39@[7:4] data register of LCD18										*****-r,r,r,r,r
189H	LCD19	Segment SEG40@[3:0] and SEG41@[7:4] data register of LCD19										*****-r,r,r,r,r
192H	PT5					PT5.3	PT5.2	PT5.1	PT5.0	....xxxx	....uuuu	-,-,-,-,r,r,r,r
193H	PT5DA					DA5.3	DA5.2	DA5.1	DA5.0	....1111	....1111	-,-,-,-,***
194H	PT5PU					PU5.3	PU5.2	PU5.1	PU5.0	....0000	....0000	-,-,-,-,***
200H ~ FFH	GENERAL PURPOSE REGISTER @ 256Byte										xxxx xxxx	uuuu uuuu

Table 5-1(b) HY11P14 Register List (continued)

## 6. Electrical Characteristics

Absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Voltage applied at $V_{DD}$ to $V_{SS}$ .....	-0.2 V to 4.0 V
Voltage applied to any pin (see Note 1) .....	-0.2 V to $V_{DD} + 0.3$ V
Voltage applied to RST/VPP pin .....	-0.2 V to 6.9 V
Voltage applied to TST/PT1.3 pin (see Note 1) .....	-0.2 V to $V_{DD} + 1$ V
Diode current at any device terminal .....	$\pm 2$ mA
Storage temperature, $T_{stg}$ : (unprogrammed device) .....	-55°C to 150°C
(programmed device) .....	-40°C to 85°C
Total power dissipation .....	0.5W
Maximum output current sink by any PORT1 to PORT3 I/O pin.....	.25mA

### 6.1 Recommended Operating Conditions

$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$ , unless otherwise noted

Sym.	Parameter		Test Conditions		Min.	Typ.	Max.	unit
$V_{DD}$	Supply Voltage		All digital peripherals and CPU		2.2	3.6		V
			Analog peripherals		2.4	3.6		
$V_{SS}$	Supply Voltage				0	0		
XT	External	Watch crystal	$V_{DD} = 2.2V$ , $ENXT[0]=1$	XTSP[0]=0, XTHSP[0]=0	32.768K			Hz
	Oscillator	Ceramic resonator		XTSP[0]=1, XTHSP[0]=0	450K	8M		
	Frequency	Crystal		XTSP[0]=1, XTHSP[0]=0	1M	8M		

## 6.2 Internal RC Oscillator

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.0\text{V}$ , unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
HAO	High Speed Oscillator frequency	$\text{ENHAO}[0]=1$	1.8	2.0	2.2	MHz
LPO	Low Power Oscillator frequency	$V_{DD}$ supply voltage be enable LPO	22	28	35	KHz




Figure 6.2-1 HAO vs. VDD




Figure 6.2-2 LPO vs. VDD




Figure 6.2-3 HAO vs. Temperature




Figure 6.2-4 LPO vs. Temperature

### 6.3 Supply Current into VDD Excluding Peripherals Current

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.0\text{V}$ ,  $\text{OSC\_LPO} = 28\text{KHz}$ , unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
$I_{AM1}$	Active mode 1	$\text{OSC\_CY} = 8\text{MHz}$ , $\text{OSC\_HAO} = \text{off}$ , $\text{CPU\_CK} = 8\text{MHz}$	1.34	2		mA
$I_{AM2}$	Active mode 2	$\text{OSC\_CY} = \text{off}$ , $\text{OSC\_HAO} = 2\text{MHz}$ , $\text{CPU\_CK} = 2\text{MHz}$	0.36	0.55		mA
$I_{AM3}$	Active mode 3	$\text{OSC\_CY} = \text{off}$ , $\text{OSC\_HAO} = 2\text{MHz}$ , $\text{CPU\_CK} = 1\text{MHz}$	0.2	0.3		mA
$I_{LP1}$	Low Power 1	$\text{OSC\_CY} = 32768\text{Hz}$ , $\text{OSC\_HAO} = \text{off}$ , $\text{CPU\_CK} = 16384\text{Hz}$	7	12		$\mu\text{A}$
$I_{LP2}$	Low Power 2	$\text{OSC\_CY} = \text{off}$ , $\text{OSC\_HAO} = \text{off}$ , $\text{CPU\_CK} = \text{LPO}$ , Idle state	1.65	3		$\mu\text{A}$
$I_{LP3}$	Low Power 3	$\text{OSC\_CY} = \text{off}$ , $\text{OSC\_HAO} = \text{off}$ , $\text{CPU\_CK} = \text{off}$ , Sleep state	0.65	1.2		$\mu\text{A}$

$\text{OSC\_CY}$  : External Oscillator frequency.

$\text{OSC\_HAO}$  : Internal High Accuracy Oscillator frequency.

$\text{CPU\_CK}$  : CPU core work frequency.




Figure 6.3-1  $I_{AM1}$  vs. VDD




Figure 6.3-2  $I_{AM2}$  vs. VDD




Figure 6.3-3  $I_{AM3}$  vs. VDD




Figure 6.3-4  $I_{LP1}$  vs. VDD




Figure 6.3-5  $I_{LP2}$  vs. VDD




Figure 6.3-6  $I_{LP3}$  vs. VDD




Figure 6.3-7  $I_{AM1}$  vs. Temperature




Figure 6.3-8  $I_{LP2}$  vs. Temperature




Figure 6.3-9  $I_{LP3}$  vs. Temperature

## 6.4 Port1~5

$T_A = 25^\circ C, V_{DD} = 3.0V$ , unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
<b>Input voltage and Schmitt trigger and leakage current and timing</b>						
$V_{IH}$	High-Level input voltage		2.1			V
$V_{IL}$	Low-Level input voltage		0.9			V
$V_{hys}$	Input Voltage hysteresis( $V_{IH} - V_{IL}$ )		0.8			V
$I_{LKG}$	Leakage Current		0.1		0.1	uA
$R_{PU}$	Port pull high resistance		180			k $\Omega$
<b>Output voltage and current and frequency</b>						
$V_{OH}$	High-level output voltage	$I_{OH}=10mA$	$V_{DD}-0.3$			V
$V_{OL}$	Low-level output voltage	$I_{OL}=-10mA$		$V_{SS}+0.3$		V




Figure 6.4-1  $V_{OH}$  vs.  $I_{OH}$  @ $VDD=3.0V$




Figure 6.4-2  $V_{OH}$  vs.  $I_{OH}$  @ $VDD=2.2V$




Figure 6.4-3  $V_{OL}$  vs.  $I_{OL}$ @ $VDD=3.0V$




Figure 6.4-4  $V_{OL}$  vs.  $I_{OL}$ @ $VDD=2.2V$

## 6.5 Reset (Brownout, External RST Pin, Low Voltage Detect)

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.0\text{V}$ , unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit	
BOR	Pulse length needed to accepted reset internally, $t_{d-LVR}$		2			us	
	$V_{DD}$ Start Voltage to accepted reset internally ( $L \rightarrow H$ ), $V_{LVR}$		1.6	1.85	2.1	V	
	Hysteresis, $V_{HYS-LVR}$		70			mV	
RST	Pulse length needed as RST/VPP pin to accepted reset internally, $t_{d-RST}$		2			us	
	Input Voltage to accepted reset internally		0.9			V	
	Hysteresis, $V_{HYS-RST}$		0.8			V	
LVD	Operation current, $I_{LVD}$		10	15		uA	
	External input voltage to compare reference voltage		1.2			V	
	Compare reference voltage temperature drift	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	100			ppm/°C	
	Detect $V_{DD}$ voltage rang by user option, $V_{SVS} VLDx[3:0]=1110b$		3.3			V	
	Detect $V_{DD}$ voltage rang by user option, $V_{SVS} VLDx[3:0]=1101b$		3.2				
	Detect $V_{DD}$ voltage rang by user option, $V_{SVS} VLDx[3:0]=1100b$		3.1				
	Detect $V_{DD}$ voltage rang by user option, $V_{SVS} VLDx[3:0]=1011b$		3.0				
	Detect $V_{DD}$ voltage rang by user option, $V_{SVS} VLDx[3:0]=1010b$		2.9				
	Detect $V_{DD}$ voltage rang by user option, $V_{SVS} VLDx[3:0]=1001b$		2.8				
	Detect $V_{DD}$ voltage rang by user option, $V_{SVS} VLDx[3:0]=1000b$		2.7				
	Detect $V_{DD}$ voltage rang by user option, $V_{SVS} VLDx[3:0]=0111b$		2.6				
	Detect $V_{DD}$ voltage rang by user option, $V_{SVS} VLDx[3:0]=0110b$		2.5				
	Detect $V_{DD}$ voltage rang by user option, $V_{SVS} VLDx[3:0]=0101b$		2.4				
	Detect $V_{DD}$ voltage rang by user option, $V_{SVS} VLDx[3:0]=0100b$		2.3				
	Detect $V_{DD}$ voltage rang by user option, $V_{SVS} VLDx[3:0]=0011b$		2.2				
	Detect $V_{DD}$ voltage rang by user option, $V_{SVS} VLDx[3:0]=0010b$		2.1				
	Detect $V_{DD}$ voltage rang by user option, $V_{SVS} VLDx[3:0]=0001b$		2.0				
BOR : Brownout Reset							
LVR : Low Voltage Reset of BOR							
LVD : Low Voltage Detect							
RST : External Reset pin							




Figure 6.5-1 BOR Reset Diagram




Figure 6.5-2 RST Reset Diagram

\*<sup>1</sup>  $t_{RST}$  : Please see BOR Introduce of HY11Pxx series User's Guide (UG-HY11S14-Vxx).




Figure 6.5-3 LVR vs. Temperature

## 6.6 Power System

$T_A = 25^\circ C, V_{DD} = 3.0V$ , unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit			
VDDA	VDDA operation current, $I_{VDDA}$	$I_L = 0mA$		$VDDAX[1:0]=00b$		22	uA			
	Select VDDA output voltage	$I_L = 0.1mA, VDD \geq VDDA + 0.2V$	$VDDAX[1:0]=00b$		3.3		V			
			$VDDAX[1:0]=01b$		2.9		V			
			$VDDAX[1:0]=10b$		2.6		V			
			$VDDAX[1:0]=11b$		2.4		V			
	Dropout voltage	$I_L = 10mA$	$VDDAX[1:0]=00b$		135		mV			
			$VDDAX[1:0]=01b$		150		mV			
			$VDDAX[1:0]=10b$		165		mV			
			$VDDAX[1:0]=11b$		180		mV			
Temperature drift			$T_A = -40^\circ C \sim 85^\circ C$		50		ppm/ $^\circ C$			
	$V_{DD}$ Voltage drift	$I_L = 0.1mA$	$V_{DD}=2.5V \sim 3.6V$		$\pm 0.2$		%/V			
ACM	ACM operation current, $I_{ACM}$	$I_L = 0mA$		20			uA			
	Output voltage, $V_{ACM}$	$ENACM[0]=1, ^{*1}$	$I_L = 0uA$	1.0			V			
	Output voltage with Load		$I_L = \pm 200uA$	0.98	1.02		$V_{ACM}$			
	Output voltage, $V_{ACM}$	$ENACM[0]=1, ^{*2}$	$I_L = 0uA$	1.2			V			
	Output voltage with Load		$I_L = \pm 200uA$	0.98	1.02		$V_{ACM}$			
	Temperature drift	$ENACM[0]=1,$	$T_A = -40^\circ C \sim 85^\circ C$	50			ppm/ $^\circ C$			
	VDDA Voltage drift		$I_L = 10uA$	100			uV/V			
VDDA : Adjust Voltage Regulator										
ACM : Analog Common Mode Voltage										
*1: $V_{ACM} = 1.0V$ is just for $VDDAX[1:0]=1xb$ mode. (at A/D differential voltage reference < 1.4V)										
*2: $V_{ACM} = 1.2V$ is just for $VDDAX[1:0]=0xb$ mode. (at A/D differential voltage reference > 1.4V)										




Figure 6.6-1 VDDA  $I_L=0.1mA$  vs. VDD




Figure 6.6-2 VDDA  $I_L=10mA$  vs. VDD




Figure 6.6-3 VDDA  $I_L=0.1\text{mA}$  vs. Temperature




Figure 6.6-4 VDDA  $I_L=10\text{mA}$  vs. Temperature




Figure 6.6-5 ACM Load vs. VDDA (a)




Figure 6.6-5 ACM Load vs. VDDA (b)




Figure 6.6-6 ACM vs. Temperature (a)




Figure 6.6-6 ACM vs. Temperature (b)

## 6.7 LCD

$T_A = 25^\circ C$ ,  $V_{DD} = 3.0V$ ,  $C_{VLCD} = 4.7\mu F$ , unless otherwise noted.

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit
$I_{LCD}$	Operation supply current without output buffer.(all segment turn on)	LCDPR[0]=1 LCDS_CK=122hz	$V_{DD} = 2.2V$	10			uA
			$V_{DD} = 3.0V$				
VLCD	Supply Voltage at VLCD pin	LCDPR[0]=0			2.2	3.6	V
	Embedded Charge Pump output voltage at VLCD pin	$V_{DD} = 2.2V$ , LCDPR[0]=1, $C_{VLCD} = 4.7\mu F$	$VLCDX[1:0]=11b$	2.295	2.55	2.805	V
			$VLCDX[1:0]=10b$	2.52	2.8	3.08	
			$VLCDX[1:0]=01b$	2.745	3.05	3.355	
			$VLCDX[1:0]=00b$	2.97	3.3	3.63	
$Z_{LCD}$	Output impedance with LCD buffer	$f_{LCD} = 128Hz$ , $VLCD=3.05V$		10		$k\Omega$	

Curve Chart :




Figure 6.7-1 LCD start time




Figure 6.7-2 VLCD vs. VDD




Figure 6.7-3 VLCD vs.  $I_L$  @  $VDD=2.2V$




Figure 6.7-4 VLCD vs.  $I_L$  @  $VDD=3.0V$

## 6.8 Low Noise OPAMP

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.0\text{V}$ ,  $VDDA=2.4\text{V}$ , unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit
$V_{LNOP}$	Supply voltage at VDDA	ENVDDA[0]=0		2.4		3.6	V
$I_{LNOP}$	Operation supply current	OPM[1:0]=xxb		200			uA
$V_{OS-OP}$	Input offset voltage without chopper.	OPM[1:0]=1xb		-2		2	mV
	Input offset voltage with chopper	OPM[1:0]=0xb		20			uV
	Input offset voltage temperature drift.	OPM[1:0]=00b	$T_A=-40^\circ\text{C}\sim85^\circ\text{C}$	0.1			uV/ $^\circ\text{C}$
$V_{OLR}$	Unit gain load regulation	OPM[1:0]=10		2			
		$V_o=1.2\text{V}$ ,	$I_L=+1\text{mA}$	0.1		% $V_o$	
		$VDDA=2.4\text{V}$	$I_L=-1\text{mA}$				
CMVR	Common-mode voltage input range	OPM[1:0]=xxb		0.1		VDDA-1.1	V
CMRR	Common-mode rejection ratio	OPM[1:0]=xxb		90			dB




Figure 6.8-1 LNOP Offset Temperature

## 6.9 SD18, Power Supply and Recommended Operating Conditions

$T_A = 25^\circ C, V_{DD} = 3.0V, VDDA=2.4V$ , unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit		
$V_{SD18}$	Supply Voltage at VDDA	$ENVDDA[0]=0$		2.4	3.6		V		
$f_{SD18}$	Modulator sample frequency, ADC_CK			25	250	300	KHz		
	Over Sample Ratio, OSR			256	32768				
$I_{SD18}$	Operation supply current without PGA	ENADC[0]=1 INBUF[0]=1,VRBUF[0]=0		GAIN =4, ADC_CK=250KHz		168	uA		
		ENADC[0]=1 INBUF[0]=0,VRBUF[0]=1				150			
		ENADC[0]=1 INBUF[0]=0,VRBUF[0]=0				120			

## 6.10 PGA, Power Supply and Recommended Operating Conditions

$T_A = 25^\circ C, V_{DD} = 3.0V, VDDA=2.4V$ , unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit
$V_{PGA}$	Supply Voltage at VDDA	$ENVDDA[0]=0$		2.4	3.6		V
$I_{PGA}$	Operation supply current	$PGAGN[1:0]=<01> or <1x>$			320		uA
$G_{PGA}$	Gain temperature drift	$T_A = -40^\circ C \sim 85^\circ C$	GAIN=128			5	ppm/°C

## 6.11 SD18, Performance II ( $f_{SD18}=250KHz$ )

$T_A = 25^\circ C, V_{DD} = 3.0V, VDDA=2.9V, V_{VR}=1.0V, GAIN=1$  without PGA, unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit				
INL	Integral Nonlinearity(INL)	$VDDA=2.4V, V_{VR}=1.0V, \Delta SI = \pm 200mV$		$\pm 0.003$		$\pm 0.01$	%FSR				
		$VDDA=2.4V, V_{VR}=1.0V, \Delta SI = \pm 450mV$									
	No Missing Codes <sup>3</sup>	$ADC\_CK=250KHz, OSR[2:0]=010b$		23			Bits				
$G_{SD18}$	Temperature drift Gain 1~x16 (INBUF[0]=0b) Gain 1~x4 (INBUF[0]=1b)	INBUF[0]=0b, VRBUF[0]=0b		$T_A = -40^\circ C \sim 85^\circ C$	2	ppm/°C					
		INBUF[0]=1b, VRBUF[0]=0b									
		INBUF[0]=0b, VRBUF[0]=1b									
		INBUF[0]=1b, VRBUF[0]=1b									
$E_{OS}$	Offset error of Full Scale Range input voltage range with Chopper and Buffer(INBUF,VRBUF) without PGA		$\Delta AI=0V$ $\Delta VR=0.9V$ $DCSET[2:0]=<000>$	Gain=2	1	%FSR					
	Offset error of Full Scale Range input voltage range with Chopper without PGA and Buffer(INBUF,VRBUF)										

	Offset temperature drift with chopper without PGA and Buffer (INBUF,VRBUF).		GAIN=1 GAIN=2 GAIN=4 GAIN=16	2 1 0.5 0.15	uV/ $^{\circ}$ C
	Offset temperature drift with chopper and Buffer (INBUF,VRBUF) without PGA.		GAIN=1 GAIN=2 GAIN=4	2 1 0.5	
	Offset temperature drift with chopper without Buffer (INBUF,VRBUF).		GAIN=128	0.02	
CM <sub>SD18</sub>	Common-mode rejection	V <sub>CM</sub> =0.7V to 1.7V, V <sub>VR</sub> =1.0V,without PGA	V <sub>SI</sub> =0V, GAIN=1	90	dB
		V <sub>CM</sub> =0.7V to 1.7V, V <sub>VR</sub> =1.0V, without PGA	V <sub>SI</sub> =0V, GAIN=16	75	
PSRR	DC power supply rejection	VDDA=3.0V, $\Delta$ VDDA=±100mV,V <sub>VR</sub> =1.0V, V <sub>SI</sub> =1.2V,V <sub>SL</sub> =1.2V,	GAIN=1 PGA=off	75	dB
			GAIN=16 PGA=8		




Figure 6.9-1(a) SD18 Offset Temperature Drift




Figure 6.9-1(b) SD18 Offset Temperature Drift




Figure 6.9-1(c) SD18 Offset Temperature Drift




Figure 6.9-2(a) SD18 Gain Drift with Temperature




Figure 6.9-2(b) SD18 Gain Drift with Temperature




Figure 6.9-2(c) SD18 Gain Drift with Temperature

## 6.12 SD18, Temperature Sensor

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.0\text{V}$ ,  $VDDA=3.3\text{V}$ , unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
$TC_S$	Sensor temperature drift			178		$\mu\text{V}/^\circ\text{C}$
$KT$	Absolute Temperature Scale $0^\circ\text{K}$	$\text{INBUF}[0]=1$		-289		$^\circ\text{C}$
$TC_{ERR}$	One point calibrate error temperature	Calibration at $25^\circ\text{C}$ of $-40^\circ\text{C}\sim85^\circ\text{C}$		$\pm 2$		$^\circ\text{C}$




Figure 6.9-3 TPS output voltage vs. Temperature Drift

### 6.13 SD18 Noise Performance

$T_A = 25^\circ C$ ,  $V_{DD} = 3.0V$ ,  $VDDA=2.4V$ , unless otherwise noted

HY11P14 provides important input noise specification that aims at SD18. Table 6.9-4(a) and Table 6.9-4(b) lists out the relations of typical noise specification, gain, output rate and maximum input voltage of single end. Test conditions are external input signal short, voltage reference: 1.2V and 1024 records were sampled.

<b>ENOB(RMS) with OSR/GAIN at A/D Clock=250Khz, VDDA=2.4V, VREF=1.2V</b>											
Max. Vin(mV) =0.9*VREF <sup>(1)</sup>	OSR			256	512	1024	2048	4096	8192	16384	32768
	Output rate(HZ)			977	488	244	122	61	31	15	8
	Gain	=	PGA	$\times$	ADGN						
$\pm 2400$	0.25	=	1	$\times$	0.25	16.3	17.4	17.9	18.5	19.0	20.0
$\pm 2160$	0.5	=	1	$\times$	0.5	16.3	17.3	17.9	18.4	18.9	19.4
$\pm 1080$	1	=	1	$\times$	1	16.2	17.2	17.8	18.3	18.8	19.3
$\pm 540$	2	=	1	$\times$	2	16.1	17.1	17.6	18.2	18.7	19.2
$\pm 270$	4	=	1	$\times$	4	16.0	16.9	17.5	18.0	18.5	18.9
$\pm 135$	8	=	1	$\times$	8	15.9	16.6	17.2	17.7	18.2	18.7
$\pm 68$	16	=	1	$\times$	16	15.6	16.3	16.8	17.3	17.7	18.3
$\pm 34$	32	=	2	$\times$	16	14.8	15.3	15.9	16.4	16.9	17.4
$\pm 17$	64	=	4	$\times$	16	14.5	15.0	15.5	16.0	16.5	17.0
$\pm 8$	128	=	8	$\times$	16	14.0	14.6	15.1	15.6	16.0	16.6

(1) Max.Vin (mV) is the max. input voltage of single end to ground (VSS).

Table 6.9-4(a) SD18 ENOB Table

<b>RMS Noise(uV) with OSR/GAIN at A/D Clock=250Khz, VDDA=2.4V, VREF=1.2V</b>											
Max. Vin(mV) =0.9*VREF	OSR			256	512	1024	2048	4096	8192	16384	32768
	Output rate(HZ)			977	488	244	122	61	31	15	8
	Gain	=	PGA	$\times$	ADGN						
$\pm 2400$	0.25	=	1	$\times$	0.25	121.08	57.40	38.74	26.66	18.39	13.21
$\pm 2160$	0.5	=	1	$\times$	0.5	61.63	29.23	19.21	13.51	9.78	7.02
$\pm 1080$	1	=	1	$\times$	1	32.21	15.70	10.25	7.31	5.19	3.77
$\pm 540$	2	=	1	$\times$	2	16.59	8.54	5.91	4.06	2.86	2.06
$\pm 270$	4	=	1	$\times$	4	9.00	4.84	3.33	2.37	1.67	1.19
$\pm 135$	8	=	1	$\times$	8	5.04	2.97	2.02	1.44	1.01	0.73
$\pm 68$	16	=	1	$\times$	16	3.03	1.84	1.29	0.92	0.70	0.46
$\pm 34$	32	=	2	$\times$	16	2.61	1.81	1.27	0.89	0.62	0.45
$\pm 17$	64	=	4	$\times$	16	1.66	1.13	0.80	0.56	0.41	0.29
$\pm 8$	128	=	8	$\times$	16	1.13	0.77	0.55	0.38	0.28	0.19

Table 6.9-4(b) SD18 RMS Noise Table

The RMS noise are referred to the input. The Effective Number of Bits (ENOB(RMS Bit)) is defined as:

$$\text{ENOB(RMS)} = \frac{\ln\left(\frac{\text{FSR}}{\text{RMS Noise}}\right)}{\ln(2)}$$

$$\text{RMS Noise} = \frac{\left(2 \times \text{VREF} \times \sqrt{\sum_{k=1}^{1024} (\text{ADO}[k] - \text{Average})^2}\right)}{2^{23}}$$

Where FSR (Full - Scale Range) =  $2 \times \text{VREF}/\text{Gain}$ .

$$\text{Average} = \frac{\sum_{k=1}^{1024} (\text{ADO}[k])}{1024}$$




Figure 6.9-4(a) RMS Noise Diagram




Figure 6.9-4(b) Output Code Diagram




Figure 6.9-4(c) RMS Noise Diagram




Figure 6.9-4(d) Output Code Diagram

## 7. Ordering Information

Device No. <sup>1</sup>	Package Type	Pins	Package Drawing		Code <sup>2</sup>	Shipment Packing Type	Unit Q'ty	Material Composition	MSL <sup>3</sup>
HY11P14-D000	Die	-	D	000	000	-	100	Green <sup>4</sup>	-
HY11P14-L100	LQFP	100	L	100	000	Tray	90	Green <sup>4</sup>	MSL-3
HY11P14-L064	LQFP	64	L	064	000	Tray	250	Green <sup>4</sup>	MSL-3

**<sup>1</sup> Device No.: Model No. – Package Type Description – Code** (Blank Code/ Standard/ Customized Programming Code)

Ex: Your customized programming code is 008 and you require die shipment.

The device No. will be HY11P14-D000-008

Ex: You request blank code in die package.

The device No. will be HY11P14-D000.

Ex: You request blank code in LQFP 100 package.

The device No. will be HY11P14-L100.

And please clearly indicate the shipment packing type when placing orders.

Ex: Your customized programming code is 009 and you require products in LQFP 100 package.

The device No. will be HY11P14-L100-009.

And please clearly indicate the shipment packing type when placing orders.

### **<sup>2</sup> Code:**

“001”~ “999” is standard or customized programming code. Blank code does not have these numbers.

### **<sup>3</sup> MSL:**


The Moisture Sensitivity Level ranking conforms to IPC/JEDEC J-STD-020 industry standard categorization. The products are processed, packed, transported and used with reference to IPC/JEDEC J-STD-033.

### **<sup>4</sup> Green (RoHS & no Cl/Br):**

HYCON products are Green products that compliant with RoHS directive and are Halogen free (Br/Cl<0.1%).

## 8. Package Information


### 8.1 LQFP100(L100)



JEDEC MS-026 compliant

## 8.2 LQFP64(L064)

Unit: mm



Note:

1. All dimensions refer to JEDEC OUTLINE MS-026.
2. Do not include Mold Flash or Protrusions.

## 9. Revision History

Major differences are stated hereinafter:

Version	Page	Revision Summary
V03	ALL	First edition
V05		With reference to documentation: DS-HY11P14-V05_TC
	4	Features revision
	6~9	Table 2-1 Pin Definition and Function Description revision
	11	Chapter 3 Application Circuit revision
	13	Chapter 4 Register List revision
	22~23	Chapter 6.6 Power System revision
	25	Chapter 6.8 Low Noise OPAMP revision
	26~28	Chapter 6.9 SD18, Power Supply and recommended operating conditions revision
V06	13	Chapter 5 Register List revision
V08	4	Features revision
	6	Table 2-1 Pin Definition and Function Description revision
	22~23	Chapter 6.6 Power System revision
V09	1	Cover revision
	4	Features revision, delete description of 1/2bias
	5	Add in Note 3
	11	Revised application circuit, add in RC circuit of RST
	12	Revised Internal Block Diagram
	20	Deleted Detect VDD voltage error description
V12	5	Revise Chapter 1
	12	Revise Figure 3-1
	13	Revise Figure 4-1 and Chapter 4.2
	14	Add in SD19 network chapter
	17	Revise Chapter 6 electrical characteristics
	24	Revise Power system temp. drift spec
	25	Revise the background color of Figure 6.6-5 and Figure 6.6-6
	32~33	Add in SD18 Noise Performance chapter
	34	Chapter 7 Ordering information revision
V14	15	Add in 4.4 Low Noise OPAMP Network
	16	Add in 4.5 Enhance Comparator Network
	28	Chapter 6.7 LCD, update the test conditions and typical value of $I_{LCD}$
V15	ALL	Add in LQFP64 package information