



HY11P54 Datasheet

**8-Bit RISC-like Mixed Signal Microcontroller
Embedded 4x32 LCD Driver
Low Noise Amplifier
18-Bit $\Sigma\Delta$ ADC**

目錄

1. 特點	4
2. 引腳定義	5
2.1 HY11P54 LQFP100 引腳圖	5
2.2 HY11P54 LQFP64 引腳圖	6
2.3 HY11P54 QFN48 引腳圖	7
2.4 HY11P54 I/O定義與說明	8
3. 應用電路	12
3.1 橋式感測器	12
4. 功能概述	13
4.1 內部方塊圖	13
4.2 相關說明與支援文件	13
4.3 SD18 Network	14
4.4 LNOP2 Network	15
5. 暫存器列表	16
6. 電氣特性	18
6.1 Recommended operating conditions	18
6.2 Internal RC Oscillator	19
6.3 Supply current into VDD excluding peripherals current	20
6.4 Port1~2	22
6.5 Reset(Brownout, External RST pin, Low Voltage Detect)	23
6.6 Power System	25

6.7 LCD	27
6.8 Low Noise OPAMP 2	28
6.9 SD18,Power Supply and recommended operating conditions	28
6.9.1 PGA, Power Supply and recommended operating conditions	29
6.9.2 SD18,performance.....	29
6.9.3 SD18 Noise Performance.....	31
6.10 Build-In EPROM(BIE)	33
6.11 Build-In EPROM(BIE) Low voltage control circuit	33
7. 訂貨資訊.....	34
8. 封裝型式資訊	35
8.1 LQFP64(L064).....	35
8.2 LQFP100(L100).....	36
8.3 QFN48(NS48)	37
9. 修訂記錄.....	38

注意：

- 1、本說明書中的內容，隨著產品的改進，有可能不經過預告而更改。請客戶及時到本公司網站下載更新
<http://www.hycontek.com>
- 2、本規格書中的圖形、應用電路等，因第三方工業所有權引發的問題，本公司不承擔其責任。
- 3、本產品在單獨應用的情況下，本公司保證它的性能、典型應用和功能符合說明書中的條件。當使用在客戶的產品或設備中，以上條件我們不作保證，建議客戶做充分的評估和測試。
- 4、請注意輸入電壓、輸出電壓、負載電流的使用條件，使 IC 內的功耗不超過封裝的容許功耗。對於客戶在超出說明書中規定額定值使用產品，即使是瞬間的使用，由此所造成的損失，本公司不承擔任何責任。
- 5、本產品雖內置防靜電保護電路，但請不要施加超過保護電路性能的過大靜電。
- 6、本規格書中的產品，未經書面許可，不可使用在要求高可靠性的電路中。例如健康醫療器械、防災器械、車輛器械、車載器械及航空器械等對人體產生影響的器械或裝置，不得作為其部件使用。
- 7、本公司一直致力於提高產品的品質和可靠度，但所有的半導體產品都有一定的失效概率，這些失效概率可能會導致一些人身事故、火災事故等。當設計產品時，請充分留意冗餘設計，採用安全指標，這樣可以避免事故的發生。
- 8、本規格書中內容，未經本公司許可，嚴禁用於其他目的之轉載或複製。

1. 特點

- 8 位元加強型精簡指令集，共有 66 個指令
包含硬體乘法指令及查表指令
- 2.2V to 3.6V 工作電壓範圍，-40~85°C 工作溫度範圍.
- 外部石英震盪器及內部高精度 RC 震盪器，
6 種 CPU 工作時脈切換選擇，可讓使用者達到最佳省電規劃
 - 運行模式 300uA@2MHz
 - 待機模式 3uA@28KHz
 - 休眠模式 1uA
- 8KWord OTP (One Time Programmable)
Type 程式記憶體，256Byte 資料記憶體
- Brownout detector 及 Watch dog Timer，可防止 CPU 進入死機模式.
- 18bit 全差動輸入 ΣΔADC 類比數位轉換器
 - 內置 PGA (Programmable Gain Amplifier) 及可有 1/4、1/2、1.....128 倍多種輸入信號放大倍率選擇
 - 內置輸入零點調整，可針對不同應用增加其量測範圍
 - 可選擇不同的數據輸出速率，最高可達 1.95ksps
- 超低輸入雜訊(<1uVpp) 運算放大器，可提供高輸出阻抗小訊號的放大及小電流的電壓轉換
- 1.0V 的內部類比電路共地電壓源，具有 Push-Pull 驅動能力，可提供傳感器驅動電壓
- LVD 低電壓檢測功能具 14 段檢測電壓設置與外部輸入電壓檢測功能
- 類比電壓源 VDDA 2.4V,具 10mA 穩壓電壓源輸出能力
- 4x32 LCD 液晶驅動器
 - 1/4 Duty、1/3 Bias
 - 內建 Charge Pump 穩壓線路，可提供 4 種 LCD 偏壓
- 8-bit Timer A
- 8-bit Timer C 模組具 PWM/PFD 波形產生功能
- Built-In EEPROM (BIE)，內建 3.05V 低壓燒錄控制電路
- 串列通訊 EUART 模組
- Support 6 stack level.

Model No.	ADC	Program	Data	Build-IN					I/O	LCD		Serial	
		Memory (word)	Memory (byte)	EPROM (word)	OPAMP	TPS	RTC	Segment		PWM	Interface		Pin
HY11P54-L100	9-CH	8k	256	64,LV	1	-	Y	13xI + 12xIO	4x32	1-CH	EUART	LQFP	100
HY11P54-L064	7-CH	8k	256	64,LV	1	-	Y	10xI + 10xIO	4x30	1-CH	EUART	LQFP	64
HY11P54-NS48	8-CH	8k	256	64,LV	1	-	Y	11xI + 11xIO	-	1-CH	EUART	QFN	48

2. 引腳定義

2.1 HY11P54 LQFP100 引腳圖




圖 2-1 HY11P54 LQFP100 引腳圖

2.2 HY11P54 LQFP64 引腳圖




圖 2-2 HY11P54 LQFP64 引腳圖

2.3 HY11P54 QFN48 引腳圖




圖 2-3 HY11P54 QFN48 引腳圖

註 1：VPP 與 RST 復用同一接口，非燒錄 EPROM 時禁止輸入電壓超過 5.8V

註 2：TST 與 PT1.3 復用同一接口，操作時禁止輸入電壓超過 VDD+0.3V

註 3：若不將 PT1.3 設定成外部引腳按鍵，可以提升抗干擾能力

2.4 HY11P54 I/O 定義與說明

“I/O”輸入/輸出, “I”輸入, “O”輸出, “S”史密斯觸發, “C”CMOS 特性兼容輸出與輸入, “P”電壓源, “A”類比通道

QFN48 引腳編號	LQFP64 引腳編號	LQFP100 引腳編號	引腳名稱	引腳特性		功能說明
			HY11P54	緩衝	緩衝	
-	5	6	VLCD	P	P	LCD 的電壓源
46	6	7	VDD	P	P	晶片工作電壓源
47	7	10	PT2.0/XTO PT2.0 XTO	I/O A	S A	數位輸入/輸出 外接振盪器輸出端
48	8	11	PT2.1/XTI PT2.1 XTI	I/O A	S A	數位輸入/輸出 外接振盪器輸入端
1	9	12	PT2.2/PWM0/PFD PT2.2 PWM0 PFD	I/O O O	C C C	數位輸入/輸出 PWM 輸出接口 PFD 輸出接口
2	10	13	PT2.3/TMCKI PT2.3 TMCKI	I/O I	S S	數位輸入/輸出 TIMERC 時脈源輸入接口
3	11	14	PT2.4	I/O	S	數位輸入/輸出
4	-	15	PT2.5	I/O	S	數位輸入/輸出
5	-	16	PT2.6	I/O	S	數位輸入/輸出
-	-	17	PT2.7	I/O	S	數位輸入/輸出
6	12	18	VDDA	P	P	穩壓器輸出, 類比電路電壓源
7	13	19	ACM	P	P	內部類比電路共地引腳
8	14	21	AI0	A	A	類比輸入通道
9	15	22	AI1	A	A	類比輸入通道
10	16	29	AI2	A	A	類比輸入通道
11	17	30	PT4.3/AI3 PT4.3 AI3	I A	S A	數位輸入/輸出 類比輸入通道
12	18	31	PT4.4/AI4 PT4.4 AI4	I A	S A	數位輸入/輸出 類比輸入通道
13	19	32	PT4.5/AI5 PT4.5	I	S	數位輸入/輸出

HY11P54

Embedded 18-Bit ΣΔADC

8-Bit RISC-like Mixed Signal Microcontroller



				AI5	A	A	類比輸入通道
14	20	33	PT4.6/AI6	PT4.6 AI6	I A	S A	數位輸入/輸出 類比輸入通道
15	-	34	PT4.7/AI7	PT4.7 AI7	I A	S A	數位輸入/輸出 類比輸入通道
-	-	35	PT5.0/AI8	PT5.0 AI8	I A	S A	數位輸入/輸出 類比輸入通道
16	21	36	PT5.1/AI9	PT5.1 AI9	I A	S A	數位輸入/輸出 類比輸入通道
17	-	37	PT5.2/AI10	PT5.2 AI10	I A	S A	數位輸入/輸出 類比輸入通道
-	-	38	PT5.3/AI11	PT5.3 AI11	I A	S A	數位輸入/輸出 類比輸入通道
18	22	39	VSS		P	P	晶片工作電壓源接地端
19	23	41	OPO2		A	A	運算放大器輸出
20	24	42	RST/VPP	RST VPP	I P	S P	復位晶片 EPROM 讀/寫時的電壓源
21	25	43	PT1.0/INT0/PSCK	PT1.0 INT0 PSCK	I I I	C S S	數位輸入 中斷源 INT0 OTP 讀/寫介面 SCK 接口
22	26	44	PT1.1/INT1/PSDI	PT1.1 INT1 PSDI	I I I	C S S	數位輸入 中斷源 INT1 OTP 讀/寫介面 SDI 接口
23	27	45	PT1.2/LVDIN	PT1.2 LVDIN	I A	C A	數位輸入 LVD 外部信號輸入接口
24	28	46	PT1.3/TST/RC	PT1.3 TST	I I	C S	數位輸入 測試模式致能輸入（未開

HY11P54

Embedded 18-Bit ΣΔADC

8-Bit RISC-like Mixed Signal Microcontroller



			RC	I	S	放)
						EUART 訊介面 RC 接口
25	29	47	PT1.4/TX PT1.4 TX	I/O I	C S	數位輸入/輸出 EUART 訊介面 TX 接口
26	30	48	PT1.5/PSDO PT1.5 PSDO	I/O O	S C	數位輸入/輸出 OTP 讀/寫介面 SDO 接口
27	31	56	PT1.6 PT1.6	I/O	S	數位輸入/輸出
28	32	57	PT1.7/BZ PT1.7 BZ	I/O O	S C	數位輸入/輸出 蜂鳴器輸出端
-	33	58	SEG33	O	A	LCD 的 Segment 輸出
-	34	59	SEG32	O	A	LCD 的 Segment 輸出
-	35	60	SEG31	O	A	LCD 的 Segment 輸出
-	36	61	SEG30	O	A	LCD 的 Segment 輸出
-	37	62	SEG29	O	A	LCD 的 Segment 輸出
-	38	63	SEG28	O	A	LCD 的 Segment 輸出
-	39	64	SEG27	O	A	LCD 的 Segment 輸出
-	40	65	SEG26	O	A	LCD 的 Segment 輸出
-	41	66	SEG25	O	A	LCD 的 Segment 輸出
-	42	67	SEG24	O	A	LCD 的 Segment 輸出
-	43	68	SEG23	O	A	LCD 的 Segment 輸出
-	44	69	SEG22	O	A	LCD 的 Segment 輸出
-	45	70	SEG21	O	A	LCD 的 Segment 輸出
-	46	71	SEG20	O	A	LCD 的 Segment 輸出
-	47	77	SEG19	O	A	LCD 的 Segment 輸出
-	48	78	SEG18	O	A	LCD 的 Segment 輸出
-	49	79	SEG17	O	A	LCD 的 Segment 輸出
-	50	80	SEG16	O	A	LCD 的 Segment 輸出
-	51	81	SEG15	O	A	LCD 的 Segment 輸出
-	52	82	SEG14	O	A	LCD 的 Segment 輸出
-	53	83	SEG13	O	A	LCD 的 Segment 輸出
-	54	84	SEG12	O	A	LCD 的 Segment 輸出
-	55	85	SEG11	O	A	LCD 的 Segment 輸出
-	56	86	SEG10	O	A	LCD 的 Segment 輸出

HY11P54

Embedded 18-Bit ΣΔADC

8-Bit RISC-like Mixed Signal Microcontroller



-	57	87	SEG9	O	A	LCD 的 Segment 輸出
-	58	88	SEG8	O	A	LCD 的 Segment 輸出
-	59	89	SEG7	O	A	LCD 的 Segment 輸出
-	60	90	SEG6	O	A	LCD 的 Segment 輸出
-	61	91	SEG5	O	A	LCD 的 Segment 輸出
-	62	92	SEG4	O	A	LCD 的 Segment 輸出
-	63	93	SEG3	O	A	LCD 的 Segment 輸出
-	64	94	SEG2	O	A	LCD 的 Segment 輸出
-	1	95	COM3	O	A	LCD 的 Common 輸出
-	2	96	COM2	O	A	LCD 的 Common 輸出
-	3	97	COM1	O	A	LCD 的 Common 輸出
-	4	98	COM0	O	A	LCD 的 Common 輸出
-	-	Others	NC	-	-	Not connect

3. 應用電路

3.1 橋式感測器




圖 3-1 橋式感測器應用電路

註：Load Cell 零點電壓位置可透過 DCSET[2:0] 進行偏壓調整。

4. 功能概述

4.1 内部方塊圖




圖 4-1 HY11P54 内部方塊圖

4.2 相關說明與支援文件

晶片功能相關使用說明書

DS-HY11P54-Vxx HY11P54 說明書

UG-HY11S14-Vxx HY11Pxx 系列使用說明書

APD-CORE002-Vxx H08A 指令說明書

開發工具相關使用說明書

APD-HYIDE006-Vxx HY11xxx 系列開發工具軟體使用說明書

APD-HYIDE005-Vxx HY11xxx 系列開發工具硬體使用說明書

APD-OTP001-Vxx OTP 產品燒錄引腳說明書

產品生產相關使用說明書

APD-HYIDE004-Vxx HY1xxxx 系列生產線專用燒錄器說明書

BDI-HY11P54-Vxx HY11P54 個別產品的裸片打線資訊

4.3 SD18 Network




圖 4-2 SD18 Network

4.4 LNOP2 Network




图 4-3 Low Noise OPAMP2 Network

5. 暫存器列表

“”no use,“*”read/write,“w”write,“r”read,“r0”only read 0,“r1”only read 1,“w0”only write 0,“w1”only write 1 “.”unimplemented bit,“x”unknown,“u”unchanged,“d”depends on condition											
Address	File Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	A-RESET I-RESET	R/W
00H	INDF0									N/A	N/A
01H	POINC0									N/A	N/A
02H	PODEC0									N/A	N/A
03H	PRINC0									N/A	N/A
04H	PLUSW0									N/A	N/A
05H	INDF1									N/A	N/A
06H	POINC1									N/A	N/A
07H	PODEC1									N/A	N/A
08H	PRINC1									N/A	N/A
09H	PLUSW1									N/A	N/A
0FH	FSR0H								xu
10H	FSR0L									xxxx xxxx	uuuu uuuu
11H	FSR1H								xu
12H	FSR1L									xxxx xxxx	uuuu uuuu
16H	TOSH						TOS[11]	TOS[10]	TOS[9]	TOS[8]0000
17H	TOSL									0000 0000	0000 0000
18H	STKPTR	STKFL	STKUN	STKOV						000..000	000..000
1AH	PCLATH						PC[11]	PC[10]	PC[9]	PC[8]0000
1BH	PCLATL									0000 0000	0000 0000
1DH	TBLPTRH						TBLPTR[11]	TBLPTR[10]	TBLPTR[9]	TBLPTR[8]0000
1EH	TBLPTRL									0000 0000	0000 0000
1FH	TBLDH									0000 0000	0000 0000
20H	TBLDL									0000 0000	0000 0000
21H	PRODH									xxxx xxxx	uuuu uuuu
22H	PRODL									xxxx xxxx	uuuu uuuu
23H	INTE1	GIE	ADCIE	TMCIE			TMAIE	WDTIE	E1IE	EDIE	000..0000
24H	INTE2	TXIE	RCIE							00..0000	00..0000
26H	INTF1		ADCIF	TMCIF			TMAIF	WDTIF	E1IF	EDIF	00..0000
27H	INTF2	TXIF	RCIF							00..0000	00..0000
29H	WREG						Working Register				
2AH	BSRCN									xxxx xxxx	uuuu uuuu
2BH	STATUS				C	DC	N	OV	Z00
2CH	PSTATUS	PD	TO	IDLEB	BOR		SKERR			...x xxxx	..u uuuu
2DH	LVDON		LVDFFG	LVD	LVDON			VLDX[3:0]		000d ..0..	uduu ..d..
30H	PWRCN	ENVDDA	VDDAX[1:0]=11		ENACM			ENLEDP		0xx0 ..0	0xx0 ..0
31H	MCKCN1	ADCS[2:0]		ADOCK	XTHSP	XTSP	ENXT	ENHAO		0000 0001	0000 0001
32H	MCKCN2		LSCK	HSCK	HSS[1:0]		CPUCK[1:0]			00..0000	00..0000
33H	MCKCN3	LCDS[2:0]			PERCK		BZS[2:0]			00..0000	00..0000
39H	ADCRH									xxxx xxxx	uuuu uuuu
3AH	ADCRM									xxxx xxxx	uuuu uuuu
3BH	ADCRCL					0	0	0	0	xxxx 0000	uuuu 0000
3CH	ADCCN1	ENADC	ENCHP	PGAGN[1:0]			ADGN[2:0]			0000 0000	0000 0000
3DH	ADCCN2		INBUF=0	VRBUF=0	VREGN		DCSET[2:0]			..xx 0000	..xx 0000
3EH	ADCCN3	OSR[2:0]					OSR[3]			000..0	000..0
3FH	AINET1	INH[2:0]			INL[2:0]		INIS			0000 000x	0000 000x
40H	AINET2		VRH[1:0]		INX[1:0]		VRl[1:0]			xx00 xx0x	xx00 xx0x
41H	TMACN	ENTMA	TMACK	TMAS[1:0]	ENWDT			WDTS[2:0]		0000 0000	0000 0000
42H	TMAR									xxxx xxxx	uuuu uuuu
46H	TMCCN	ENTMC		TMCK[1:0]		TMCS1[2:0]		TMCS0[1:0]		0000 0000	0000 0000
47H	PRC									1111 1111	1111 1111
48H	TMCR									0000 0000	0000 0000
4FH	PWMCN	ENPWM	ENPPD	PWMRL[1:0]						0000	0000
51H	PWMR									xxxx xxxx	uuuu uuuu
52H	LDCDN1	ENLCD	LCDPR	VLCDX[1:0]	LCDBF	LCDBI[1:0]=10				0000 0xx0	0000 0xxx
53H	LDCDN2	LCDBL	LCDMX[1:0]=11							0xxx xxxx	0xxx xxxx
54H	LCD0									xxxx xxxx	uuuu uuuu
55H	LCD1									xxxx xxxx	uuuu uuuu
56H	LCD2									xxxx xxxx	uuuu uuuu
57H	LCD3									xxxx xxxx	uuuu uuuu
58H	LCD4									xxxx xxxx	uuuu uuuu
59H	LCD5									xxxx xxxx	uuuu uuuu
5AH	LCD6									xxxx xxxx	uuuu uuuu
5BH	LCD7									xxxx xxxx	uuuu uuuu
5CH	LCD8									xxxx xxxx	uuuu uuuu
5DH	LCD9									xxxx xxxx	uuuu uuuu
63H	URCON	ENSP	ENTX	TX9	TX9D	PARTY				0000 0..0	0000 0..0
64H	URSTA		RC9D	PERR	FERR	OERR	RCIDL	TRMT	ABDOVF	.000 0110	.000 0110
65H	BAUDCON					ENCR	RC9	ENADD	ENABD00000000
66H	BRGRH									...x xxxx	..u uuuu
67H	BRGRL									xxxx xxxx	uuuu uuuu
68H	TXREG									xxxx xxxx	uuuu uuuu
69H	ROREG									xxxx xxxx	uuuu uuuu
6AH	PT4	PT4.7	PT4.6	PT4.5	PT4.4	PT4.3				xxxx x...	uuuu u...
6BH	PT4DA	DA4.7	DA4.6	DA4.5	DA4.4	DA4.3	DA4.2	DA4.1	DA4.0	1111 1111	1111 1111
6CH	PT4PU	PU4.7	PU4.6	PU4.5	PU4.4	PU4.3				0000 0...	0000 0...
6DH	PT1	PT1.7	PT1.6	PT1.5	PT1.4	PT1.3	PT1.2	PT1.1	PT1.0	xxxx xxxx	uuuu uuuu
6EH	TRSC1	TC1.7	TC1.6	TC1.5	TC1.4					0000	0000
70H	PT1PU	PU1.7	PU1.6	PU1.5	PU1.4	PU1.3	PU1.2	PU1.1	PU1.0	0000 0000	0000 0000

圖 5-1a HY11P54 暫存器列表

--no use, "*"read/write, "w"write, "r"read, "r0"only read 0, "r1"only read 1, "w0"only write 0, "w1"only write 1 "unimplemented bit, "x"unknown, "u"unchanged, "d"depends on condition												
Address	File Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	A-RESET	I-RESET	R/W
71H	PT1M1					INTEG1[1:0]	INTEG0[1:0]		00000000	-,-,-,-,-,-,-,-,-,-,-
72H	PT1M2		PM1.7[0]						PM1.4[0]	...0...0	...0...0	-,-,-,-,-,-,-,-,-,-,-
74H	PT2	PT2.7	PT2.6	PT2.5	PT2.4	PT2.3	PT2.2	PT2.1	PT2.0	xxxx xxxx	uuuu uuuu	-,-,-,-,-,-,-,-,-,-,-
75H	TRISC2	TC2.7	TC2.6	TC2.5	TC2.4	TC2.3	TC2.2	TC2.1	TC2.0	0000 0000	0000 0000	-,-,-,-,-,-,-,-,-,-,-
77H	PT2PU	PU2.7	PU2.6	PU2.5	PU2.4	PU2.3	PU2.2	PU2.1	PU2.0	0000 0000	0000 0000	-,-,-,-,-,-,-,-,-,-,-
78H	PT2M1		PM2.2[1]	PM2.2[0]						...0...	...0...	-,-,-,-,-,-,-,-,-,-,-
80H ~ FFH	GPR0	General Purpose Register as 128Byte										*****
100H~17FH	GPR1	General Purpose Register as 128Byte										*****
180H	LCD10	Segment SEG22@[3:0] and SEG23@[7:4] data register of LCD										*****
181H	LCD11	Segment SEG24@[3:0] and SEG25@[7:4] data register of LCD										*****
182H	LCD12	Segment SEG26@[3:0] and SEG27@[7:4] data register of LCD										*****
183H	LCD13	Segment SEG28@[3:0] and SEG29@[7:4] data register of LCD										*****
184H	LCD14	Segment SEG30@[3:0] and SEG31@[7:4] data register of LCD										*****
185H	LCD15	Segment SEG32@[3:0] and SEG33@[7:4] data register of LCD										*****
192H	PT5					PT5.3	PT5.2	PT5.1	PT5.0XXXXUUUU	r,r,r,r,r,r,r,r
193H	PT5DA					DA5.3	DA5.2	DA5.1	DA5.011111111	*****
194H	PT5PU					PU5.3	PU5.2	PU5.1	PU5.000000000	*****
195H	BIECTRLA					VPP_HIGH				BIEWR	BIERD	1000 d000 1000 d000 -,-,-,*r0**
196H	BIEPTRHA	SBMSEL								BIE_ADDR[10:8]	1000 0000 1000 0000	w0,w0,W0,W0,W0,W0,W0,W0
197H	BIEPTRLA	0	0				BIE_ADDR[5:0]				0000 0000 0000 0000	w0,w0,*-*-*-*
198H	BIEDHA					BIE_DATA[15:8]					xxxx xxxx	xxxx xxxx
199H	BIEDLA					BIE_DATA[7:0]					xxxx xxxx	xxxx xxxx
19BH	OPCN2	ENOP2		OPM2[1:0]	OPIS2[0]		OPP2[1:0]			0000 0000	0000 0000	*****

圖 5-1b HY11P54 暫存器列表

6. 電氣特性

Absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Voltage applied at V_{DD} to V_{SS}	-0.2 V to 4.0 V
Voltage applied to any pin	-0.2 V to V_{DD} + 0.3 V
Voltage applied to RST/VPP pin	-0.2 V to 6.9 V
Voltage applied to TST/PT1.3 pin	-0.2 V to V_{DD} + 1 V
Diode current at any device terminal	± 2 mA
Storage temperature, T_{stg} : (unprogrammed device)	-55°C to 150°C
(programmed device)	-40°C to 85°C
Total power dissipation.....	0.5w
Maximum output current sink by any PORT1 to PORT2 I/O pin.....	.25mA

6.1 Recommended operating conditions

$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$, unless otherwise noted

Sym.	Parameter		Test Conditions		Min.	Typ.	Max.	unit
V_{DD}	Supply Voltage		All digital peripherals and CPU		2.2	3.6		V
			Analog peripherals		2.4	3.6		
V_{SS}	Supply Voltage				0	0		
XT	External	Watch crystal	$V_{DD} = 2.2\text{V}, ENXT[0]=1$	XTSP[0]=0, XTHSP[0]=0	32.768K			Hz
	Oscillator	Ceramic resonator		XTSP[0]=1, XTHSP[0]=0	450K	8M		
	Frequency	Crystal		XTSP[0]=1, XTHSP[0]=0	1M	8M		

6.2 Internal RC Oscillator

$T_A = 25^\circ C$, $V_{DD} = 3.0V$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
HAO	High Speed Oscillator frequency	$ENHAO[0]=1$	1.6	2.0	2.4	MHz
LPO	Low Power Oscillator frequency	V_{DD} supply voltage be enable LPO	22	28	35	KHz




Figure 6.2-1 HAO vs. VDD




Figure 6.2-2 LPO vs. VDD




Figure 6.2-3 HAO vs. Temperature




Figure 6.2-4 LPO vs. Temperature

6.3 Supply current into VDD excluding peripherals current

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, $\text{OSC_LPO} = 28\text{KHz}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
I_{AM1}	Active mode 1	$\text{OSC_CY} = 8\text{MHz}$, $\text{OSC_HAO} = \text{off}$, $\text{CPU_CK} = 8\text{MHz}$	1.34	2		mA
I_{AM2}	Active mode 2	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = 2\text{MHz}$, $\text{CPU_CK} = 2\text{MHz}$	0.36	0.55		mA
I_{AM3}	Active mode 3	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = 2\text{MHz}$, $\text{CPU_CK} = 1\text{MHz}$	0.2	0.3		mA
I_{LP1}	Low Power 1	$\text{OSC_CY} = 32768\text{Hz}$, $\text{OSC_HAO} = \text{off}$, $\text{CPU_CK} = 16384\text{Hz}$	7	12		uA
I_{LP2}	Low Power 2	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = \text{off}$, $\text{CPU_CK} = \text{LPO}$, Idle state	1.65	3		uA
I_{LP3}	Low Power 3	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = \text{off}$, $\text{CPU_CK} = \text{off}$, Sleep state	0.65	1.2		uA

OSC_CY : External Oscillator frequency.

OSC_HAO : Internal High Accuracy Oscillator frequency.

CPU_CK : CPU core work frequency.




Figure 6.3-1 I_{AM1} vs. VDD




Figure 6.3-2 I_{AM2} vs. VDD




Figure 6.3-3 I_{AM3} vs. VDD




Figure 6.3-4 I_{LP1} vs. VDD




Figure 6.3-5 I_{LP2} vs. VDD




Figure 6.3-6 I_{LP3} vs. VDD




Figure 6.3-7 I_{AM1} vs. Temperature




Figure 6.3-8 I_{LP2} vs. Temperature




Figure 6.3-9 I_{LP3} vs. Temperature

6.4 Port1~2

$T_A = 25^\circ C, V_{DD} = 3.0V$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
Input voltage and Schmitt trigger and leakage current and timing						
V_{IH}	High-Level input voltage		2.1			V
V_{IL}	Low-Level input voltage		0.9			V
V_{hys}	Input Voltage hysteresis($V_{IH} - V_{IL}$)		0.8			V
I_{LKG}	Leakage Current		0.1			uA
R_{PU}	Port pull high resistance		180			k Ω
Output voltage and current and frequency						
V_{OH}	High-level output voltage	$I_{OH}=10mA$	$V_{DD}-0.3$			V
V_{OL}	Low-level output voltage	$I_{OL}=-10mA$	$V_{SS}+0.3$			V




Figure 6.4-1 V_{OH} vs. I_{OH} @ $V_{DD}=3.0V$




Figure 6.4-2 V_{OH} vs. I_{OH} @ $V_{DD}=2.2V$




Figure 6.4-3 V_{OL} vs. I_{OL} @ $V_{DD}=3.0V$




Figure 6.4-4 V_{OL} vs. I_{OL} @ $V_{DD}=2.2V$

6.5 Reset(Brownout, External RST pin, Low Voltage Detect)

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
BOR	Pulse length needed to accepted reset internally, t_{d-LVR}		2			us
	V_{DD} Start Voltage to accepted reset internally ($L \rightarrow H$), V_{LVR}		1.6	1.85	2.1	V
	Hysteresis, $V_{HYS-LVR}$		70			mV
RST	Pulse length needed as RST/VPP pin to accepted reset internally, t_{d-RST}		2			us
	Input Voltage to accepted reset internally		0.9			V
	Hysteresis, $V_{HYS-RST}$		0.8			V
LVD	Operation current, I_{LVD}		10	15		uA
	External input voltage to compare reference voltage		1.2			V
	Compare reference voltage temperature drift	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	100			ppm/ $^\circ\text{C}$
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=1110b$		3.3			
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=1101b$		3.2			
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=1100b$		3.1			
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=1011b$		3.0			
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=1010b$		2.9			
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=1001b$		2.8			
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=1000b$		2.7			
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=0111b$		2.6			
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=0110b$		2.5			
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=0101b$		2.4			
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=0100b$		2.3			
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=0011b$		2.2			
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=0010b$		2.1			
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=0001b$		2.0			
BOR : Brownout Reset LVR : Low Voltage Reset of BOR LVD : Low Voltage Detect RST : External Reset pin						




Figure 6.5-1 BOR reset diagram




Figure 6.5-2 RST reset diagram

*1 t_{RST} : Please see BOR Introduce of HY11Pxx series User's Guide (UG-HY11S14-Vxx).




Figure 6.5-3 LVR vs. Temperature

6.6 Power System

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit				
VDDA	VDDA operation current, I_{VDDA}	$I_L = 0\text{mA}$		$VDDAX[1:0]=00b$		22	uA				
	Select VDDA output voltage	$I_L = 0.1\text{mA}$, $VDD \geq VDDA + 0.25\text{V}$		$VDDAX[1:0]=11b$		2.4	V				
	Dropout voltage	$I_L = 10\text{mA}$		$VDDAX[1:0]=11b$		250	mV				
	Temperature drift	$VDDAX[1:0]=11b$		$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$		50	ppm/ $^\circ\text{C}$				
	V_{DD} Voltage drift	$I_L = 0.1\text{mA}$		$V_{DD}=2.5\text{V} \sim 3.6\text{V}$		± 0.2	%/V				
ACM	ACM operation current, I_{ACM}	$I_L = 0\text{mA}$		20		uA					
	Output voltage, V_{ACM}	$ENACM[0]=1$		$I_L = 0\text{uA}$		1.0	V				
	Output voltage with Load			$I_L = \pm 200\text{uA}$		0.98	V_{ACM}				
	Temperature drift	$ENACM[0]=1$, $I_L = 10\text{uA}$		$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$		50	ppm/ $^\circ\text{C}$				
	VDDA Voltage drift					100	uV/V				
VDDA : Adjust Voltage Regulator											
ACM : Analog Common Mode Voltage											




Figure6.6-1 VDDA $I_L=0.1\text{mA}$ vs. VDD




Figure6.6-2 VDDA $I_L=0.1\text{mA}$ vs. Temperature




Figure6.6-3 VDDA $I_L=10\text{mA}$ vs. VDD




Figure6.6-4 VDDA $I_L=10\text{mA}$ vs. Temperature




Figure6.6-5 ACM Load vs. VDDA




Figure6.6-6 ACM vs. Temperature

6.7 LCD

$T_A = 25^\circ C$, $V_{DD} = 3.0V$, $C_{VLCD} = 4.7\mu F$, unless otherwise noted.

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit
I_{LCD}	Operation supply current without output buffer.(all segment turn on)	LCDPR[0]=1	$V_{DD} = 2.2V$	10			uA
			$V_{DD} = 3.0V$				
VLCD	Supply Voltage at VLCD pin	LCDPR[0]=0			2.2	3.6	V
	Embedded Charge Pump output voltage at VLCD pin	$V_{DD} = 2.2V$, LCDPR[0]=1, $C_{VLCD} = 4.7\mu F$	$VLCDX[1:0]=11b$	2.295	2.55	2.805	V
			$VLCDX[1:0]=10b$	2.52	2.8	3.08	
			$VLCDX[1:0]=01b$	2.745	3.05	3.355	
Z_{LCD}	Output impedance with LCD buffer	$f_{LCD} = 128Hz$, $VLCD=3.05V$		10		$k\Omega$	




Figure 6.7-1 LCD start time




Figure 6.7-2 VLCD vs. I_L @ $VDD=2.2V$




Figure 6.7-3 VLCD vs. VDD




Figure 6.7-4 VLCD vs. I_L @ $VDD=3.0V$

6.8 Low Noise OPAMP 2

$T_A = 25^\circ C$, $V_{DD} = 3.0V$, $VDDA=2.4V$, unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit	
V_{LNOP2}	Supply voltage at VDDA	ENVDDA[0]=0		2.4		3.6	V	
I_{LNOP2}	Operation supply current			200			uA	
V_{OS-OP}	Input offset voltage without chopper.			OPM2[1:0]=1xb	-2	2	mV	
	Input offset voltage with chopper			OPM2[1:0]=0xb	20	100	uV	
	Input offset voltage temperature drift.	OPM2[1:0]=00b	$T_A=-40^\circ C \sim 85^\circ C$	0.1		2	uV/	
		OPM2[1:0]=10b					^\circ C	
V_{OLR}	Unit gain load regulation	$V_o=1.2V$,	$I_L=+1mA$	0.1		% V_o		
		$VDDA=2.4V$	$I_L=-1mA$					
CMVR	Common-mode voltage input range	OPM2[1:0]=xxb		0.1		VDDA-1.1	V	
CMRR	Common-mode rejection ratio	OPM2[1:0]=xxb		90			dB	




Figure6.8-1 LNOP2 Offset Temperature

6.9 SD18,Power Supply and recommended operating conditions

$T_A = 25^\circ C$, $V_{DD} = 3.0V$, $VDDA=2.4V$, unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit		
V_{SD18}	Supply Voltage at VDDA	ENVDDA[0]=0		2.4		3.6	V		
f_{SD18}	Modulator sample frequency, ADC_CK			25	250	300	KHz		
	Over Sample Ratio, OSR			128 ^{*1}		32768			
I_{SD18}	Operation supply current without PGA	ENADC[0]=1 INBUF[0]=0,VRBUF[0]=0	GAIN =4, ADC_CK=250KHz	120		uA			
*1, OSR=128, setting by ADCCN3[OSR3] bit. OSR[3:0]=1010b, OSR=128; OSR[3:0]=0xxx, OSR=256 ~ 32768 OSR[3:0]=1xxxb can't set by user									

6.9.1 PGA, Power Supply and recommended operating conditions

$T_A = 25^\circ C$, $V_{DD} = 3.0V$, $VDDA=2.4V$, unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit
V_{PGA}	Supply Voltage at VDDA	ENVDDA[0]=0		2.4		3.6	V
I_{PGA}	Operation supply current	PGAGN[1:0]=<11>		320		uA	
G_{PGA}	Gain temperature drift	$T_A = -40^\circ C \sim 85^\circ C$	GAIN=128	15		ppm/ $^\circ C$	

6.9.2 SD18, performance

$T_A = 25^\circ C$, $V_{DD} = 3.0V$, $VDDA=2.4V$, $V_{VR}=1.0V$, GAIN=1 without PGA, $f_{SD18}=250KHz$, unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit	
INL	Integral Nonlinearity(INL)	VDDA=2.4V, $V_{VR}=1.0V$, $\Delta SI=\pm 200mV$		± 0.003		± 0.01		
		VDDA=2.4V, $V_{VR}=1.0V$, $\Delta SI=\pm 450mV$						
	No Missing Codes ³	ADC_CK=250KHz, OSR[2:0]=010b		19		Bits		
G_{SD18}	Temperature drift Gain 1~x16 (INBUF[0]=0b,)	INBUF[0]=0b, VRBUF[0]=0b	$T_A = -40^\circ C \sim 85^\circ C$	10		ppm/ $^\circ C$		
E_{os}	Offset error of Full Scale Range input voltage range with Chopper without PGA	$\Delta AI=0V$ $\Delta VR=0.9V$ $DCSET[2:0]=<000>$ * ΔAI is external short	Gain=2	1		%FSR		
	GAIN=1		2		$\mu V/^\circ C$			
	GAIN=2		1					
	GAIN=4		0.5					
	GAIN=16		0.15					

$T_A = 25^\circ C$, $V_{DD} = 3.0V$, $VDDA=2.4V$, $V_{VR}=1.0V$, GAIN=1 without PGA, unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit
------	-----------	-----------------	--	------	------	------	------

HY11P54

Embedded 18-Bit $\Sigma\Delta$ ADC

8-Bit RISC-like Mixed Signal Microcontroller

CM _{SD18}	Common-mode rejection	V _{CM} =0.7V to 1.7V, V _{VR} =1.0V, without PGA	V _{SI} =0V, GAIN=1	90	dB
		V _{CM} =0.7V to 1.7V, V _{VR} =1.0V, without PGA	V _{SI} =0V, GAIN=16	75	
PSRR	DC power supply rejection	VDDA=3.0V, Δ VDDA=±100mV, V _{VR} =1.0V, V _{SI} =1.2V, V _{SI} =1.2V,	GAIN=1 PGA=off	75	dB
			GAIN=16 PGA=8		




Figure6.10-1(a) SD18 Offset Temperature drift




Figure6.10-1(b) SD18 Offset Temperature drift




Figure6.10-1(c) SD18 Offset Temperature drift




Figure6.10-2(a) SD18 Gain drift with temperature




Figure6.10-2(b) SD18 Gain drift with temperature




Figure6.10-2(c) SD18 Gain drift with temperature

6.9.3 SD18 Noise Performance

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, $VDDA=2.4\text{V}$, unless otherwise noted

HY11P54 針對 SD18 提供了重要的輸入雜訊規格。Table6.8-3(a), Table6.8-3(b) 列出典型的雜訊規格表與 Gain, Output rate, 及單端最大輸入電壓等關係。測試條件設定在外部輸入訊號短路，參考電壓為 1.2V，取樣 1024 筆資料。

ENOB(RMS) with OSR/GAIN at A/D Clock=250Khz, VDDA=2.4V, VREF=1.2V													
Max. Vin(mV) =0.9*VREF ⁽¹⁾	OSR				128	256	512	1024	2048	4096	8192	16384	32768
	Output rate(HZ)				1953	977	488	244	122	61	31	15	8
	Gain	=	PGA	x ADGN									
±2400	0.25	=	1	x 0.25	14.43	16.07	17.20	17.86	18.29	18.66	18.98	19.13	19.30
±2160	0.5	=	1	x 0.5	14.34	16.05	17.13	17.84	18.26	18.62	18.90	19.13	19.27
±1080	1	=	1	x 1	14.38	16.06	17.11	17.72	18.13	18.53	18.88	19.05	19.22
±540	2	=	1	x 2	14.40	15.98	16.96	17.59	18.01	18.45	18.79	19.01	19.17
±270	4	=	1	x 4	14.39	15.88	16.82	17.39	17.85	18.28	18.65	18.95	19.13
±135	8	=	1	x 8	14.27	15.75	16.58	17.15	17.60	18.04	18.45	18.78	19.02
±68	16	=	1	x 16	14.14	15.51	16.18	16.73	17.21	17.70	18.15	18.52	18.83
±8	128	=	8	x 16	13.04	13.83	14.32	14.87	15.38	15.86	16.36	16.84	17.28

(1) Max.Vin (mV) is the max. input voltage of single end to ground (VSS).

Table6.10-3(a) SD18 ENOB Table

RMS Noise(uV) with OSR/GAIN at A/D Clock=250Khz, VDDA=2.4V, VREF=1.2V													
Max. Vin(mV) =0.9*VREF	OSR				128	256	512	1024	2048	4096	8192	16384	32768
	Output rate(HZ)				1953	977	488	244	122	61	31	15	8
	Gain	=	PGA	x ADGN									
±2400	0.25	=	1	x 0.25	362.92	139.77	64.33	40.65	30.04	23.35	18.70	16.75	14.92
±2160	0.5	=	1	x 0.5	193.22	70.82	33.83	20.60	15.37	12.00	9.86	8.38	7.61
±1080	1	=	1	x 1	94.14	35.38	17.16	11.17	8.40	6.34	5.01	4.44	3.92
±540	2	=	1	x 2	46.23	18.59	9.48	6.13	4.57	3.35	2.66	2.28	2.05
±270	4	=	1	x 4	23.37	9.98	5.20	3.51	2.54	1.89	1.46	1.18	1.05
±135	8	=	1	x 8	12.66	5.47	3.06	2.06	1.51	1.11	0.84	0.67	0.56
±68	16	=	1	x 16	6.93	3.23	2.02	1.38	0.99	0.70	0.51	0.40	0.32
±8	128	=	8	x 16	1.86	1.29	0.91	0.63	0.44	0.32	0.22	0.16	0.12

Table6.10-3(b) SD18 RMS Noise Table

The RMS noise are referred to the input. The Effective Number of Bits (ENOB(RMS Bit)) is defined as:

$$\text{ENOB(RMS)} = \frac{\ln\left(\frac{\text{FSR}}{\text{RMS Noise}}\right)}{\ln(2)}$$

$$\text{RMS Noise} = \sqrt{2 \times \text{VREF} \times \sum_{k=1}^{1024} (\text{ADO}[k] - \text{Average})^2} / 2^{23}$$

Where FSR (Full - Scale Range) = $2 \times \text{VREF}/\text{Gain}$.

$$\text{Average} = \frac{\sum_{k=1}^{1024} (\text{ADO}[k])}{1024}$$




Figure 6.10-3(a) RMS Noise Diagram




Figure 6.10-3(b) Output Code Diagram




Figure 6.10-3(c) RMS Noise Diagram




Figure 6.10-3(d) Output Code Diagram

6.10 Build-In EPROM(BIE)


$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
V_{BIE}	Supply Voltage		6.0	6.5		V
I_{BIE}	Operation supply current		5			mA
V_{SS}	Supply Voltage		0			V
當使用外部 V_{BIE} 電源燒錄 BIE 區塊時，可以透過指令一次燒錄一個字節(word)資料於 BIE 區塊內；						

6.11 Build-In EPROM(BIE) Low voltage control circuit

$T_A=25^\circ\text{C}$, $V_{DD} = 3.05\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
T_O	Operation temperature range		0	25	40	°C
V_{DD}	Operation supply Voltage		3.05		3.4	V
V_{SS}	Supply Voltage		0			V
啓動 3.05V 低壓燒錄控制電路時，則不需外接 V_{BIE} 電源仍可燒錄 BIE 區塊						



BIE typical application

7. 訂貨資訊

下單品名 ¹	封裝型式	引腳數	封裝型式 描述方式	程式碼 編號 ²	出貨包裝 形式	個裝 數量	材料 組成	MSL ³
HY11P54-D000	Die	-	D	000	000	-	100	Green ⁴ -
HY11P54-L064	LQFP	64	L	064	000	Tray	250	Green ⁴ MSL-3
HY11P54-L100	LQFP	100	L	100	000	Tray	90	Green ⁴ MSL-3
HY11P54-NS48	QFN	48	N	S48	000	Tray	490	Green ⁴ MSL-3

¹ 產品名稱 – 封裝型式描述方式 – 程式碼編號（空白片 / 標準品 / 代客燒錄碼）

例如：您的需求是不帶程式碼的空白片且需要的產品是裸片出貨，晶片型號為 HY11P54。則下單品名為 HY11P54-D000

例如：您的代客燒錄服務申請的程式碼編號為 008，晶片型號為 HY11P54，且需要的產品是裸片出貨。則下單品名為 HY11P54-D000-008

例如：您的需求是晶片型號為 HY11P54，不帶程式碼的空白片且需要的產品是封裝片 LQFP100 出貨，則下單品名為 HY11P54-L100，且需以 Tray 出貨，則除下單品名外，請特別註明出貨包裝形式為 Tray

例如：您的需求是晶片型號為 HY11P54，代客燒錄服務申請的程式碼編號為 009，而需求的產品是封裝片 LQFP100 出貨，則下單品名為 HY11P54-L100-009，且需以 Tray 出貨，則除下單品名外，請特別註明出貨包裝形式為 Tray

² 程式碼編號

“001”~“999”為標準品或代客燒錄申請的程式碼編號，而空白晶片不帶此碼。

³ MSL:



濕度敏感性等級係依據 IPC/JEDEC J-STD-020 的規範加以試驗分級，並參考 IPC/JEDEC J-STD-033 的標準處理、包裝、運輸與使用。

⁴ Green (RoHS & no Cl/Br):


HYCON 產品皆為 Green Product，符合 RoHS 指令以及無鹵素規定(Br/Cl<0.1%)

8. 封裝型式資訊

8.1 LQFP64(L064)




VARIATIONS (ALL DIMENSIONS SHOWN IN MM)			
SYMBOLS	MIN.	NOM.	MAX.
A	—	—	1.60
A1	0.05	—	0.15
A2	1.35	1.40	1.45
b	0.13	0.18	0.23
c	0.09	—	0.20
D	9.00	BSC	
D1	7.00	BSC	
e	0.40	BSC	
E	9.00	BSC	
E1	7.00	BSC	
L	0.45	0.60	0.75
L1	1.00 REF		
Θ	0°	3.5°	7°



JEDEC MS-026 compliant


8.2 LQFP100(L100)



SYMBOLS	MIN.	NOM.	MAX.
A	--	--	1.60
A1	0.05	--	0.15
A2	1.35	1.40	1.45
b	0.17	0.20	0.27
c	0.09	0.127	0.20
D	16.00	BSC	
D1	14.00	BSC	
E	16.00	BSC	
E1	14.00	BSC	
e	0.50	BSC	
L	0.45	0.60	0.75
L1	1.00	REF	

Note:

1. All dimensions refer to JEDEC OUTLINE MS-026.
2. Do not include Mold Flash or Protrusions.

8.3 QFN48(NS48)

SYMBOLS	MIN	NOM	MAX
A	0.50	0.55	0.60
A1	0.00	0.02	0.05
A3	0.15 REF.		
b	0.13	0.18	0.23
b1	0.07	0.12	0.17
D	5.00 BSC		
E	5.00 BSC		
D2	3.65	3.70	3.75
E2	3.65	3.70	3.75
L	0.35	0.40	0.45
e	0.35 BSC		

9. 修訂記錄

以下描述本文件差異較大的地方，而標點符號與字形的改變不在此描述範圍。

版本	頁次	變更摘要
V01	ALL	初版發行
V02	ALL	調整 LQFP100 封裝引腳與增加 LQFP64 封裝型號
V03	ALL	調整規格內容
V04	15 27	暫存器列表新增 INT2[7:6]=TXIE, RCIE , INTF2[7:6]=TXIF, RCIF 。 新增 Low Noise OPAMP 2 規格。
V05	4 7 13 34 37	新增 HY11P54-NS48 說明，修正 HY11P54-L100、HY11P54-L064 ADC Channel 數。 新增 HY11P54 QFN48 引腳圖。 於內部方塊圖內新增 Interface(EUART)。 新增 HY11P54-NS48 訂貨資訊。 新增 QFN48 封裝型式資訊。
V06	34	修改訂貨資訊，HY11P54-D000 的各裝數量為 100。
V07	3,4,34,37	QFN 系列封裝代碼變更，N048 更改為 NS48。