



HY17P48

Datasheet

8-Bit RISC-like Mixed Signal Microcontroller
Embedded 18-Bit $\Sigma\Delta$ ADC and 8x7 LED Driver

Table of Contents

1. FEATURES	5
2. PIN DEFINITION	6
2.1. Pin Diagram	6
2.2. Pin Description.....	8
2.3. Package marking information	11
3. APPLICATION CIRCUIT.....	12
3.1. Bridge Sensor with 8x7 LED display.....	12
4. FUNCTION OUTLINE	13
4.1. Internal Block Diagram.....	13
4.2. Related Description and Supporting Document.....	13
4.3. Clock System	14
4.4. Low Voltage Detect(LVD)	15
4.5. Reset.....	15
4.6. Power System	16
4.7. ΣΔADC Network.....	17
4.8. GPIO PT1、2、4、12.....	18
4.9. Watch Dog System	19
4.10. 8-bit Timer A1 System.....	19
4.11. 8-bit Timer A2 System	19
4.12. 16-bit Timer B System.....	20
4.13. Time C	20
4.14. EUART and EUART1	21

4.15. I2C and I2C1	22
4.16. SPI.....	22
5. REGISTER LIST	23
6. ELECTRICAL CHARACTERISTICS	26
6.1. Recommended Operating Conditions.....	26
6.2. Internal RC Oscillator	26
6.3. Supply current into VDD excluding peripherals current.....	28
6.4. Port1 、2	30
6.5. Port12 and Constant current control circuit	31
6.6. Reset(Brownout, External RST pin, Low Voltage Detect).....	32
6.7. Power System	34
6.8. SD18, Power Supply and recommended operating conditions	35
6.9. Build-In EPROM(BIE).....	41
6.10. Build-In EPROM(BIE) Low voltage control circuit.....	41
7. ORDERING INFORMATION.....	42
8. PACKAGE INFORMATION.....	43
8.1. SSOP28(ES28)	43
8.2. SSOP20(ES20)	46
8.3. QFN32(NS32)	49
9. REVISION RECORD.....	52

Attention:

- 1、 HYCON Technology Corp. reserves the right to change the content of this datasheet without further notice. For most up-to-date information, please constantly visit our website: <http://www.hycontek.com> .
- 2、 HYCON Technology Corp. is not responsible for problems caused by figures or application circuits narrated herein whose related industrial properties belong to third parties.
- 3、 Specifications of any HYCON Technology Corp. products detailed or contained herein stipulate the performance, characteristics, and functions of the specified products in the independent state. We does not guarantee of the performance, characteristics, and functions of the specified products as placed in the customer's products or equipment. Constant and sufficient verification and evaluation is highly advised.
- 4、 Please note the operating conditions of input voltage, output voltage and load current and ensure the IC internal power consumption does not exceed that of package tolerance. HYCON Technology Corp. assumes no responsibility for equipment failures that resulted from using products at values that exceed, even momentarily, rated values listed in products specifications of HYCON products specified herein.
- 5、 Notwithstanding this product has built-in ESD protection circuit, please do not exert excessive static electricity to protection circuit.
- 6、 Products specified or contained herein cannot be employed in applications which require extremely high levels of reliability, such as device or equipment affecting the human body, health/medical equipments, security systems, or any apparatus installed in aircrafts and other vehicles.
- 7、 Despite the fact that HYCON Technology Corp. endeavors to enhance product quality as well as reliability in every possible way, failure or malfunction of semiconductor products may happen. Hence, users are strongly recommended to comply with safety design including redundancy and fire-precaution equipments to prevent any accidents and fires that may follow.
- 8、 Use of the information described herein for other purposes and/or reproduction or copying without the permission of HYCON Technology Corp. is strictly prohibited.

1. Features

- 8-Bit RISC-like microcontrollers with 71 high-performance instruction set H08D (same as H08A),support C compiler
- Operating voltage and operating temperature range
 - V_{DD} : 2.2V ~ 5.5V
 - V_{DDA} : 2.4V ~ 4.5V
 - - 40°C ~ 85°C
- External Crystal Oscillator and Internal High Precision RC Oscillator, Many CPU clock rates enable users to have the most power-saving plan.
- Memory
 - 8K words OTP program memory
 - 512 bytes data memory
- Reset
 - Power On Reset
 - Brown Out Reset
 - Watch Dog Reset
 - Stack Over Reset
- LVD low voltage detection function has 14 steps of voltage detection configuration and external input voltage detection function
- VDDA can select 7 different output voltages that equip with 10mA low dropout regulator function.
- 8 GPIO Supported Constant Current Control Circuits
 - Source current 2~15mA
 - Sink current 80mA
- LVD low voltage detection function has 14 steps of voltage detection configuration and external input voltage detection function
- VDDA can select 7 different output voltages that equip with 10mA low dropout regulator function.
- 8 GPIO Supported Constant Current Control Circuits
 - Source current 2~15mA
 - Sink current 80mA
- 24-Bit ΣΔADC
 - Built-in PGA (Programmable Gain Amplifier) 1/4x、1/2x、1x...128x · 10 input signal gain selection
 - Zero point bias translation controller
 - Sampling frequency 1MHz
 - Settable over-sampling rate is 64~65536
 - Diverse data output rate. Max. 15.6Ksp/s
 - Built-in absolute temperature sensor
- Timer
 - Watch Dog
 - ◆ Reset event
 - ◆ Interrupt event
 - 2 channels 8-bit Timer
 - ◆ Interrupt event
 - ◆ Compare events
 - 1 channel 16-bit Timer
 - ◆ 16-Bit PWM output
 - ◆ Two 8-Bit PWM output
 - ◆ Interrupt event
 - Time C Capture/Compare function
- 64 words Built-In EPROM (BIE), 2.75V low voltage programming control circuit
- Interface
 - 2 channels serial communication EUART module
 - 2 channels I2C communication (Master/Slave mode) module
 - 1 channel SPI module
- Package
 - SSOP28, SSOP20, QFN32

2. Pin Definition

2.1. Pin Diagram




Figure 2-1 HY17P48 SSOP28 Diagram




Figure 2-2 HY17P48 SSOP20 Diagram

HY17P48

8-Bit RISC-like Mixed Signal Microcontroller
Embedded 18-Bit ΣΔADC and 8x7 LED Driver

HYCON
HYCON TECHNOLOGY




Figure 2-3 HY17P48 QFN32 Diagram

2.2. Pin Description

"I" : Input , "O" : Output, "A" : Analog, "S" : Smith triggers, "C" : CMOS I/O,"P" : Power Source,"/" : or , "X" : Ignorable

SSOP20	SSOP28	QFN32	Pin Name	Characteristic		Description
				Type	Buffer	
2	1	29	VDDA	P	P	LDO output · Analog power (source: from VDD)
3	2	30	AI0	A	A	Analog input channel
4	3	31	AI1	A	A	Analog input channel
5	4	1	SDRV1	O	P	Sensor power
6	5	2	AI2	A	A	Analog input channel
7	6	3	AI3	A	A	Analog input channel
8	7	4	SDRV2	O	P	Sensor power
-	8	5	PT4.4/INT4.4/AI4 PT4.4 INT4.4 AI4	I I A	S S A	Digital input pin External interrupt source INTF4.4 Analog input channel
-	9	6	PT4.5/INT4.5/AI5 PT4.5 INT4.5 AI5	I I A	S S A	Digital input pin External interrupt source INTF4.5 Analog input channel
-	10	7	PT4.6/INT4.6/AI6/TBI2 PT4.6 INT4.6 AI6 TBI2	I I A I	S S A S	Digital input pin External interrupt source INTF4.6 Analog input channel TimerB Enable input
-	11	8	PT4.7/INT4.7/AI7/TCI2 PT4.7 INT4.7 AI7 TCI2	I I A I	S S A S	Digital input pin External interrupt source INTF4.7 Analog input channel TimerC clock source input port
-	12	10	PT2.3/INT2.3/SDA0/TX0 /TBI1 PT2.3 INT2.3 SDA0 TX0 TBI1	I/O I I/O O I	S/C S S S S	Digital input / Output pin External interrupt source INTF2.3 I ² C communication data pin TX pin of EUART interface TimerB Enable input

HY17P48

8-Bit RISC-like Mixed Signal Microcontroller
Embedded 18-Bit ΣΔADC and 8x7 LED Driver



Pin No.			Pin Name	Characteristic		Description
SSOP20	SSOP28	QFN32		Type	Buffer	
-	13	11	PT2.2/INT2.2/SCL0/RC0 /TCI1	PT2.2 INT2.2 SCL0 RC0 TCI1	I/O I I/O I I	Digital input / Output pin External interrupt source INTF2.2 I ² C communication clock pin RC pin of EUART interface TimerC clock source input port
-	14	12	PT2.1/INT2.1/XTI/PWM1	PT2.1 INT2.1 XTI PWM1	I/O I A O	Digital input / Output pin External interrupt source INTF2.1 External oscillator input PWM1 out port
-	15	13	PT2.0/INT2.0/XTO	PT2.0 INT2.0 XTO	I/O I A	Digital input / Output pin External interrupt source INTF2.0 External oscillator output
9	16	14	PT1.2/INT1.2/LVDIN	PT1.2 INT1.2 LVDIN	I/O I A	Digital input / Output pin External interrupt source E2IF LVD external signal input port
10	17	15	PT1.0/INT1.0/BZ/PWM0	PT1.0 INT1.0 BZ PWM0	I/O I O O	Digital input / Output pin External interrupt source E0IF Buzzer output PWM0 out port
11	18	17	RST/VPP	RST	I	IC Reset Pin
12	19	18	PT12.7/SDA2	PT12.7 SDA2	I/O I/O	Digital input / Output pin I ² C communication data pin
13	20	19	PT12.6/SCL2	PT12.6 SCL2	I/O I/O	Digital input / Output pin I ² C communication clock pin
14	21	20	PT12.5/TX2			

HY17P48

8-Bit RISC-like Mixed Signal Microcontroller
Embedded 18-Bit ΣΔADC and 8x7 LED Driver




Pin No.			Pin Name	Characteristic		Description
SSOP20	SSOP28	QFN32		Type	Buffer	
			PT12.5	I/O	S/C	Digital input / Output pin
			TX2	O	S	TX pin of EUART interface
15	22	21	PT12.4/RC2			
			PT12.4	I/O	S/C	Digital input / Output pin
			RC2	I	S	RC pin of EUART interface
16	23	22	PT12.3/SCE			
			PT12.3	I/O	S/C	Digital input / Output pin
			SCE	I	S	SPI interface SCE
17	24	23	PT12.2/PSDO/SDO			
			PT12.2	I/O	S/C	Digital input / Output pin
			PSDO	O	S	OTP read / write interface pin, PSDO
18	25	24	PT12.1/PSDI/SDI			
			PT12.1	I/O	S/C	Digital input / Output pin
			PSDI	I	S	OTP read / write interface pin, PSDI
19	26	26	PT12.0/PSCK/SCK			
			PT12.0	I/O	S/C	Digital input / Output pin
			PSCK	I	S	OTP read / write interface pin, PSCK
			SCK	I/O	S	SPI interface pin, SCK
20	27	27	VDD/VDD1	P	P	Power input for system · External 1~10uF capacitor to VSS.
1	28	28	VSS/VSS1	P	P	System Power Ground
-	-	9 16 25 32	NC	-	-	Unused pins, Not Connect


Table 2-1 Pin Definition and Function Description

2.3. Package marking information


2.3.1. SSOP28 Package marking information



2.3.2. SSOP20 Package marking information



2.3.3. QFN32 Package marking information



3. Application Circuit

3.1. Bridge Sensor with 8x7 LED display




Figure 3-1 Bridge Sensor application reference circuit

4. Function Outline

4.1. Internal Block Diagram




Figure 4-1 Internal Block Diagram

4.2. Related Description and Supporting Document

File Name	Description
DS-HY17P48	HY17P48 Datasheet
UG-HY17P48	HY17P48 User guide
APD-CORE005	H08D instruction manual
APD-HY17PIDE001	HY17P Series development tool software user manual
APD-HY17PIDE002	HY17P Series development tool hardware user manual
APD-OTP00X	OTP PIN manual
APD-HY17PIDE003	HY17P Series HexLoader user manual
APD-HY17PIDE004	HY10000-WK08C Integrated writer user manual
BDI-HY17P48	HY17P48 Bonding information

4.3. Clock System




Figure 4-2 Clock System block diagram (1)




Figure 4-3 Clock System block diagram (2)

4.4. Low Voltage Detect(LVD)




Figure 4-4 Low Voltage Detect block diagram

4.5. Reset




Figure 4-5 Reset block diagram

4.6. Power System




Figure 4-6 Power System block diagram

4.7. $\Sigma\Delta$ ADC Network




Figure 4-7 SD18 Network

4.8. GPIO PT1、2、4、12




Figure 4-8 PT1、PT4GPIO block diagram




Figure 4-9 PT2、PT12GPIO block diagram

4.9. Watch Dog System




Figure 4-10 Watch Dog block diagram

4.10.8-bit Timer A1 System




Figure 4-11 8-bit Timer A1 block diagram

4.11.8-bit Timer A2 System




Figure 4-12 8-bit Timer A2 block diagram

4.12. 16-bit Timer B System




Figure 4-13 16-bit Timer B block diagram

4.13. Time C




Figure 4-14 Time C block diagram

4.14. EUART and EUART1

EUART TRANSMIT BLOCK DIAGRAM





Figure 4-15 EUART transmit block diagram

EUART 8-BITS RECEIVE BLOCK DIAGRAM



¹Don't care PERR[0] state of 8-bits receive mode

Figure 4-16 EUART 8-bits receive block diagram

4.15. I²C and I²C1




Figure 4-17 I²C transmission block diagram

4.16. SPI




Figure 4-18 SPI transmission block diagram

--"no use,"*read/write,"w"write,"r"read,"r0"only read 0,"r1"only read 1,"w0"only write 0,"w1"only write 1 "\$for event status,"."unimplemented bit,"x"unknown,"u"unchanged,"d"depends on condition																			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	ARST	IRST	R/W							
07Ah	TMA2CN	ENTMA2	TMACL2	TMAS2	DTMA2[2:0]			-	-	0000 00..	uu0uu uu..	* ,rw1,*,*,*,*,-,							
07Bh	TMA2R	TMA2 counter Register								0000 0000	uuuu uuuu	w0,rw0,rw0,rw0 rw0,rw0,rw0,rw0							
07Ch	TMA2C	TMA2C counter Register								0000 0000	uuuu uuuu	w0,rw0,rw0,rw0 rw0,rw0,rw0,rw0							
07Dh	SSPCN0	ENSSP	CKP	CKE	SMP	-	-	SSPM[1:0]		0000 ..00	uuuu ..uu	* ,*,*,*,*,*,*,							
07Eh	SSPSTA0	SSPBV	SSPOV	-	-	-	-	-	BF	00...00	uu.. ...u	* ,*,*,*,*,*,*,							
07Fh	SSPBUFO	SSP Receive/Transmit Buffer Register								xxxx xxxx	uuuu uuuu	* ,*,*,*,*,*,*,							
180h	CFG0	-	-	-	-	-	GCRst	ENI2CT	ENI2C 000uuu	-,-,-,-,*,*,							
181h	ACT0	SLAVE	-	-	I2CER	START	STOP	I2CINT	ACK	0.0 0000	uuuu uuuu	* ,*,*,*,*,*,*,							
182h	STA0	MACTF	SACTF	RDBF	RWF	DFF	ACKF	GCF	ARBF	0011 0000	uuuu uuuu	* ,*,*,*,*,*,*,							
183h	CRG0	CRG[7:0]								0000 0000	uuuu uuuu	* ,*,*,*,*,*,*,							
184h	TOC0	I2CTF	DI2C[2:0]			I2CTLTT[3:0]				0000 0000	uuuu uuuu	* ,*,*,*,*,*,*,							
185h	RDB0	RDB[7:1]								RDB[0]	xxxx xxxx	* ,*,*,*,*,*,*,							
186h	TDB0	TDB0[7:1]								TDB0[0]	xxxx xxxx	* ,*,*,*,*,*,*,							
187h	SID0	SID0[7:1], The corresponding address of the 7-bit mode								SID0V[0]	0000 0000	uuuu uuuu							
188h	CFG2	-	-	-	-	-	GCRst	ENI2CT	ENI2C	0000 0000uuu	-,-,-,-,*,*,							
189h	ACT2	SLAVE	-	-	I2CER	START	STOP	I2CINT	ACK	0000 0000	uuuu uuuu	* ,*,*,*,*,*,*,							
18Ah	STA2	MACTF	SACTF	RDBF	RWF	DFF	ACKF	GCF	ARBF	0011 0000	uuuu uuuu	* ,*,*,*,*,*,*,							
18Bh	CRG2	CRG[7:0]								0000 0000	uuuu uuuu	* ,*,*,*,*,*,*,							
18Ch	TOC2	I2CTF	DI2C[2:0]			I2CTLTT[3:0]				0000 0000	uuuu uuuu	* ,*,*,*,*,*,*,							
18Dh	RDB2	RDB[7:1]								RDB[0]	xxxx xxxx	* ,*,*,*,*,*,*,							
18Eh	TDB2	TDB0[7:1]								TDB0[0]	xxxx xxxx	* ,*,*,*,*,*,*,							
18Fh	SID2	SID0[7:1], The corresponding address of the 7-bit mode								SID0V[0]	0000 0000	uuuu uuuu							
190h	UR0CN	ENSP	ENTX	TX9	TX9D	PARITY	-	-	WUE	000x x..0	uuuu ..u.u	* ,*,*,*,*,*,*,							
191h	UROSTA	-	RC9D	PERR	FERR	OERR	RCIDL	TRMT	ABDOVF	.x00 0110	.uuu uuuu	-,r,r,r,r,r,rw0							
192h	BA0CN	-	-	-	-	ENCR	RC9	ENADD	ENABD 0000 uuuu	-,-,-,-,*,*,							
193h	BG0RH	-	-	-	Baud Rate Generator Register High Byte						...x xxxx	...u uuuu							
194h	BG0RL	Baud Rate Generator Register Low Byte								xxxx xxxx	uuuu uuuu	* ,*,*,*,*,*,*,							
195h	TX0R	UART Transmit Register								xxxx xxxx	uuuu uuuu	* ,*,*,*,*,*,*,							
196h	RC0REG	UART Receive Register								xxxx xxxx	uuuu uuuu	r,r,r,r,r,r,r							
197h	UR2CN	ENSP2	ENTX2	TX92	TX9D2	PARITY2	-	-	WUE2	000x x..0	uuuu ..u.u	* ,*,*,*,*,*,*,							
198h	UR2STA	-	RC9D2	PERR2	FERR2	OERR2	RCIDL2	TRMT2	ABDOVF2	.x00 0110	.uuu uuuu	-,r,r,r,r,r,rw0							
199h	BA2CN	-	-	-	-	ENCR2	RC92	ENADD2	ENABD2 0000 uuuu	-,-,-,-,*,*,							
19Ah	BG2RH	-	-	-	Baud Rate Generator Register High Byte						...x xxxx	...u uuuu							
19Bh	BG2RL	Baud Rate2 Generator Register Low Byte								xxxx xxxx	uuuu uuuu	* ,*,*,*,*,*,*,							
19Ch	TX2R	UART2 Transmit Register								xxxx xxxx	uuuu uuuu	* ,*,*,*,*,*,*,							
19Dh	RC2REG	UART2 Receive Register								xxxx xxxx	uuuu uuuu	r,r,r,r,r,r,r							
19Eh	CCNT	-	-	-	-		CCLevel[2:0]			xxxx x000	uuuu uuuu	* ,*,*,*,*,*,							
19Fh	ENCCMode	ENCC7	ENCC6	ENCC5	ENCC4	ENCC3	ENCC2	ENCC1	ENCC0	0000 0000	uuuu uuuu	* ,*,*,*,*,*,*							
1B0h	PT1AIE	-	-	-	-	-	AIE12	-	-	uuuu u0u0	uuuu u0u0	* ,*,*,*,*,*,*							
1B3h	PT4AIE	AIE47	AIE46	AIE45	AIE44	-	-	-	-	0000 uuuu	0000 uuuu	* ,*,*,*,*,*,*							
080h ~ 0FFh	SRAM as 128Byte								uuuu uuuu	uuuu uuuu	uuuu uuuu	* ,*,*,*,*,*,*							
100h ~ 17Fh	SRAM as 128Byte								uuuu uuuu	uuuu uuuu	uuuu uuuu	* ,*,*,*,*,*,*							
200h ~ 2FFh	SRAM as 256Byte								uuuu uuuu	uuuu uuuu	uuuu uuuu	* ,*,*,*,*,*,*							

Table 5-3 Data memory list (3)

6. Electrical Characteristics

Absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Voltage applied at V _{DD} to V _{SS}	-0.2 V to 6.0 V
Voltage applied to any pin	-0.2 V to V _{DD} + 0.3 V
Voltage applied to V _{PP} pin	-0.2 V to 8.75 V
Diode current at any device terminal	±2 mA
Operating temperature range	-40°C to 85°C
Storage temperature, T _{STG} : (unprogrammed device)	-55°C to 150°C
(programmed device)	-40°C to 85°C
Total power dissipation.....	0.5w
Maximum output current sink by any PORT1 to PORT2 I/O pin	20mA
Maximum output current sink by any PORT12 pin	90mA

6.1. Recommended Operating Conditions

T_A = -40°C ~ 85°C, unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	All digital peripherals and CPU		2.2		5.5	V
V _{DDA}	Supply Voltage	Analog peripherals		2.4		4.5	
V _{SS}	Supply Voltage			0		0	
XT	External Oscillator	Watch crystal	V _{DD} =2.2V~5.5V, ENXT[0]=1	XTS[1:0]=0x		32768	Hz
		Ceramic resonator		XTS[1:0]=10	450K		
		Crystal		XTS[1:0]=11	1M		
	Frequency	Ceramic resonator	V _{DD} =3.6V~5.5V, ENXT[0]=1	XTS[1:0]=10	450K		
		Crystal		XTS[1:0]=11	1M		

6.2. Internal RC Oscillator

T_A = 25°C, V_{DD} = 3.0V, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
HAO	High Speed Oscillator frequency	1.843MHz Mode: ENHAO[0]=1, HAOM[1:0]=00b,	-20%	1.843	+20%	MHz
		3.686MHz Mode: ENHAO[0]=1, HAOM[1:0]=01b	-20%	3.686	+20%	
		7.834MHz Mode: ENHAO[0]=1, HAOM[1:0]=11b	-20%	7.834	+20%	
LPO	Low Power Oscillator frequency	V _{DD} supply voltage be enable LPO	-20%	14.5	+20%	KHz




Figure 6.2-1 HAO vs. VDD




Figure 6.2-2 LPO vs. VDD




Figure 6.2-3 LPO vs. Temperature




Figure 6.2-4 HAO(00b) vs. Temperature




Figure 6.2-5 HAO(01b) vs. Temperature




Figure 6.2-6 HAO(11b) vs. Temperature

6.3. Supply current into VDD excluding peripherals current

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, $\text{OSC_LPO} = 14.5\text{KHz}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{AM1}	Active mode 1	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = 7.834\text{MHz}$, $\text{CPU_CK} = 7.834\text{MHz}$		600	1000	uA
I_{AM2}	Active mode 2	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = 3.686\text{MHz}$, $\text{CPU_CK} = 3.686\text{MHz}$		320	650	uA
I_{AM3}	Active mode 3	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = 1.843\text{MHz}$, $\text{CPU_CK} = 1.843\text{MHz}$		210	450	uA
I_{AM4}	Active mode 4	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = 1.843\text{MHz}$, $\text{CPU_CK} = 1.843\text{MHz}/2$		160	350	uA
I_{LP1}	Low Power 1	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = \text{off}$, $\text{CPU_CK} = \text{LPO}$,		2	5	uA
I_{LP2}	Low Power 2	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = \text{off}$, $\text{CPU_CK} = \text{LPO}$, Idle state		1.0	2.5	uA
I_{LP3}	Low Power 3	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = \text{off}$, $\text{CPU_CK} = \text{off}$, Sleep state		0.25	1.0	uA
I_{LP4}	Low Power 4	$\text{OSC_CY} = 32768$, $\text{OSC_HAO} = \text{off}$, $\text{CPU_CK} = 32768$, Idle state		3.23		uA
I_{LP5}	Low Power 5	$\text{OSC_CY} = 32768$, $\text{OSC_HAO} = \text{off}$, $\text{CPU_CK} = \text{off}$, Sleep state		1.75		uA

OSC_CY : External Oscillator frequency.
OSC_HAO : Internal High Accuracy Oscillator frequency.
CPU_CK : CPU core work frequency.

$T_A = 25^\circ\text{C}$, $V_{DD} = 5.5\text{V}$, $\text{OSC_LPO} = 14.5\text{KHz}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{AM1}	Active mode 1	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = 7.834\text{MHz}$, $\text{CPU_CK} = 7.834\text{MHz}$		1200	1800	uA
I_{AM2}	Active mode 2	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = 3.686\text{MHz}$, $\text{CPU_CK} = 3.686\text{MHz}$		720	1200	uA
I_{AM3}	Active mode 3	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = 1.843\text{MHz}$, $\text{CPU_CK} = 1.843\text{MHz}$		500	1000	uA
I_{AM4}	Active mode 4	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = 1.843\text{MHz}$, $\text{CPU_CK} = 1.843\text{MHz}/2$		400	800	uA
I_{LP1}	Low Power 1	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = \text{off}$, $\text{CPU_CK} = \text{LPO}$,		4	10	uA
I_{LP2}	Low Power 2	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = \text{off}$, $\text{CPU_CK} = \text{LPO}$, Idle state		2.5	5	uA
I_{LP3}	Low Power 3	$\text{OSC_CY} = \text{off}$, $\text{OSC_HAO} = \text{off}$, $\text{CPU_CK} = \text{off}$, Sleep state		0.4	2	uA
I_{LP4}	Low Power 4	$\text{OSC_CY} = 32768$, $\text{OSC_HAO} = \text{off}$, $\text{CPU_CK} = 32768$, Idle state		8.56		uA
I_{LP5}	Low Power 5	$\text{OSC_CY} = 32768$, $\text{OSC_HAO} = \text{off}$, $\text{CPU_CK} = \text{off}$, Sleep state		4.97		uA




Figure 6.3-1 I_{AM1} vs. V_{DD}




Figure 6.3-2 I_{AM2} vs. V_{DD}




Figure 6.3-3 I_{AM3} vs. VDD




Figure 6.3-4 I_{AM4} vs. VDD




Figure 6.3-5 I_{LP1} vs. VDD




Figure 6.3-6 I_{LP2} vs. VDD




Figure 6.3-7 I_{LP3} vs. VDD




Figure 6.3-8 I_{LP3} vs. Temperature

6.4. Port1 & 2

T_A = 25°C, V_{DD} = 3.0V, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Input voltage and Schmitt trigger and leakage current and timing						
V _{IH}	High-Level input voltage	VDD=3V, IOH=-10mA, VDD=5V, IOH=-15mA,	0.9	0.4	2.1	V
V _{IL}	Low-Level input voltage					
V _{hys}	Input Voltage hysteresis(VIH - VIL)					V
I _{LKG}	Leakage Current				0.1	uA
R _{Pu}	Port pull high resistance		60			kΩ
Output voltage and current and frequency						
V _{OH}	High-level output voltage	VDD=3V, IOH=-10mA, VDD=5V, IOH=-15mA,	VDD -0.4			V
V _{OL}	Low-level output voltage	VDD=3V, IOL=10mA VDD=5V, IOL=15mA	VDD -0.4			




Figure 6.4-1 V_{OH} vs. I_{OH}




Figure 6.4-2 V_{OL} vs. I_{OL}






Figure 6.4-3 V_{IH}/V_{IL} vs. VDD

6.5. Port12 and Constant current control circuit

 $T_A = 25^\circ\text{C}, V_{DD} = 3.0\text{V}$, unless otherwise noted

Sym.	Parameter	VDD	Test Conditions	Min.	Typ.	Max.	Unit
Input voltage and Schmitt trigger and leakage current and timing							
V_{IH}	High-Level input voltage	3				2.1	V
V_{IL}	Low-Level input voltage	3		0.9			
V_{hys}	Input Voltage hysteresis($V_{IH} - V_{IL}$)	3			0.4		V
I_{LKG}	Leakage Current	3				0.1	uA
R_{PU}	Port pull high resistance	-			60		kΩ
Output voltage and current							
I_{OH}	Standard GPIO, SEG and COM Source Current	3V	$V_{OH}=0.9*VDD$	-4	-8		mA
		5V		-8	-15		mA
I_{OL}	COM Sink Current	3V	$V_{OL}=0.1*VDD$	16	32		mA
		5V		40	80		mA
CC	Constant current level	5V	CCLevel=2'b111		-15		mA
			CCLevel =2'b110		-13		
			CCLevel =2'b101		-11		
			CCLevel =2'b100		-9		
			CCLevel =2'b011		-7		
			CCLevel =2'b010		-5		
			CCLevel =2'b001		-3		
			CCLevel =2'b000		-2		
	Current Skew (Channel)	3V/5V	$V_{DS}=0.5V$, CCLevel=2'b111		± 3		%
	Current Skew (IC)	3V/5V	$V_{DS}=0.5V$, CCLevel=2'b111		± 3		%
	Output Current vs. Output Voltage Regulation	5V	$V_{DS}=0.5V \sim 3.5V$, CCLevel=2'b111		± 0.3		%/V
	Output Current vs. Supply Voltage Regulation	-	$V_{DD}=3.0V \sim 5.5V$, $V_{DS}=0.5V$, CCLevel=2'b111			1.5	%

Figure 6.5-1 V_{OH} vs. I_{OH} Figure 6.5-2 V_{OL} vs. I_{OL}

6.6. Reset(Brownout, External RST pin, Low Voltage Detect)

TA = 25°C, VDD = 3.0V, unless otherwise noted						
Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BOR1	Pulse length needed to accepted reset internally, td-LVR		2			uS
	VDD Start Voltage to accepted reset internally (L→H), VLVR	TA = 25°C	1.0	1.3	1.6	V
	VDD Start Voltage to accepted reset internally (L→H), VLVR,	TA = -40°C ~ 125 °C	1.0		1.6	V
	Current consumption	VDD=3.3V		0.2		uA
		VDD=5.5V		0.3		uA
BOR2	Pulse length needed to accepted reset internally, td-LVR		2			uS
	VDD Start Voltage to accepted reset internally (L→H)	BOR_TH[2:0]=001b, TA=25°C	-8%	2.0	+8%	V
		BOR_TH[2:0]=001b, TA=-40°C~85°C	-8%	2.0	+8%	V
	VDD Start Voltage to accepted reset internally (H→L)	BOR_TH[2:0]=001b, TA=25°C	-8%	1.95	+8%	V
		BOR_TH[2:0]=001b, TA=-40°C~85°C	-8%	1.95	+8%	V
	Hysteresis, VHYS-LVR			50		mV
	VDD Start Voltage to accepted reset internally (L→H)	BOR_TH[2:0]=010b	-8%	2.2	+8%	V
	VDD Start Voltage to accepted reset internally (L→H)	BOR_TH[2:0]=011b	-8%	2.5	+8%	V
	VDD Start Voltage to accepted reset internally (L→H)	BOR_TH[2:0]=100b	-8%	2.8	+8%	V
	VDD Start Voltage to accepted reset internally (L→H)	BOR_TH[2:0]=101b	-8%	3.0	+8%	V
	VDD Start Voltage to accepted reset internally (L→H)	BOR_TH[2:0]=110b	-10%	3.7	+10%	V
	VDD Start Voltage to accepted reset internally (L→H)	BOR_TH[2:0]=111b	-10%	4.0	+10%	V
	Current consumption	VDD=3.3V		8		uA
		VDD=5.5V		10		uA
RST	Pulse length needed as RST/VPP pin to accepted reset internally, td-RST		2			us
	Input Voltage to accepted reset voltage			1.1		V
	Reset release voltage			2		V
LVD	Operation current, ILVD			2.5		uA
	External input voltage to compare reference voltage		1.15	1.2	1.25	V
	Compare reference voltage temperature drift	TA = -40°C ~ 85 °C	1.147		1.255	V
	Detect VDD voltage rang by user option, VSVS VL _D x[3:0]=1110b			4.0		
	Detect VDD voltage rang by user option, VSVS VL _D x[3:0]=1101b			3.6		
	Detect VDD voltage rang by user option, VSVS VL _D x[3:0]=1100b			3.3		
	Detect VDD voltage rang by user option, VSVS VL _D x[3:0]=1011b			3.0		
	Detect VDD voltage rang by user option, VSVS VL _D x[3:0]=1010b			2.9		
	Detect VDD voltage rang by user option, VSVS VL _D x[3:0]=1001b			2.8		
	Detect VDD voltage rang by user option, VSVS VL _D x[3:0]=1000b			2.7		
	Detect VDD voltage rang by user option, VSVS VL _D x[3:0]=0111b			2.6		
	Detect VDD voltage rang by user option, VSVS VL _D x[3:0]=0110b			2.5		
	Detect VDD voltage rang by user option, VSVS VL _D x[3:0]=0101b			2.4		
	Detect VDD voltage rang by user option, VSVS VL _D x[3:0]=0100b			2.3		
	Detect VDD voltage rang by user option, VSVS VL _D x[3:0]=0011b			2.2		
	Detect VDD voltage rang by user option, VSVS VL _D x[3:0]=0010b			2.1		
	Detect VDD voltage rang by user option, VSVS VL _D x[3:0]=0001b			2.0		

BOR1/BOR2 : Brownout Reset; LVR : Low Voltage Reset of BOR; LVD : Low Voltage Detect; RST : External Reset pin




Figure 6.6-1 BOR vs. Temperature




Figure 6.6-2 BOR2 vs. Temperature




Figure 6.6-3 BOR Reset diagram




Figure 6.6-4 RST Reset diagram

6.7. Power System

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	Unit	
VDDA	VDDA operation current, I_{VDDA}	$I_L = 0\text{mA}$	$LDOC[2:0]=000b$		20		uA	
	Select VDDA output voltage	$IL = 0.1\text{mA}$, $VDD=5.5\text{V}$	$LDOC[2:0]=000b$	-5%	2.4		V	
			$LDOC[2:0]=001b$		2.6		V	
			$LDOC[2:0]=010b$		2.9		V	
			$LDOC[2:0]=011b$		3.3	5%	V	
			$LDOC[2:0]=100b$		3.6		V	
			$LDOC[2:0]=101b$		4.0		V	
			$LDOC[2:0]=110b$		4.5		V	
			$LDOC[2:0]=111b$		5.0		V	
	Dropout voltage	$IL = 10\text{mA}$, $VDD=2.6\text{V}$	$LDOC[2:0]=000b$	-6%	2.4		V	
			$VDD=2.9\text{V}$, $VDDA=2.9\text{V}$ mode ($LDOC[2:0]=010b$), $IL = 10\text{mA}$		200		mV	
	Temperature drift	$LDOC[2:0]=000b$ $I_L = 10\mu\text{A}$	$T_A=-40^\circ\text{C}\sim85^\circ\text{C}$		50		ppm/ $^\circ\text{C}$	
	V_{DD} Voltage drift	$LDOC[2:0]=000b$	$V_{DD}=2.2\text{V}\sim5.5\text{V}$		± 0.2		%/ V	
ACM	ACM operation current, I_{ACM}	$VDDA=2.4\text{V}$, $ENADC[0]=1b$, $ENACM=1b$			50		uA	
	Internal Analog Common Mode Voltage, $V_{ACM}=1.2\text{V}$ or $V_{ACM}=VDDA/2$		$VCMS=0b$, $I_L = 0\mu\text{A}$		$VDDA/2$		V	
	Temperature drift		$VCMS=1b$, $I_L = 0\mu\text{A}$		1.2		V	
			$T_A=-40^\circ\text{C}\sim85^\circ\text{C}$, $ENACM[0]=1b$		50		ppm/ $^\circ\text{C}$	

VDDA : Adjust Voltage Regulator,
ACM : Internal Analog Common Mode Voltage $VDDA/2$ (No voltage output) or 1.2V




Figure 6.7-1 VDDA(000b) vs. VDD




Figure 6.7-2 VDDA(010b) vs. VDD




Figure 6.7-3 VDDA(110b) vs. VDD




Figure 6.7-4 VDDA(000b) vs. Temperature




Figure 6.7-5 VDDA(010b) vs. Temperature




Figure 6.7-6 VDDA(110b) vs. Temperature




Figure 6.7-7 VDDA vs. Load current

6.8. SD18, Power Supply and recommended operating conditions

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, $\text{VDDA}=2.4\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
V_{SD18}	Supply Voltage at VDDA	ENVDDA[0]=0		2.4		4.5	V
f_{SD18}	Modulator sample frequency, ADC_CK				1000		KHz
	Over Sample Ratio, OSR			64		65536	
I_{SD18}	Operation supply current without PGA	ENADC[0]=1	GAIN =16, ADC_CK=1MHz		260		uA

6.8.1. PGA, Power Supply and recommended operating conditions

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, $\text{VDDA}=2.4\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
V_{PGA}	Supply Voltage at VDDA	ENVDDA[0]=0		2.4		4.5	V
I_{PGA}	Operation supply current				400		uA
G_{PGA}	Gain temperature drift	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	GAIN=8*16		10		ppm/ $^\circ\text{C}$
	Input RMS Noise	ADC CLK=1MHz, OSR=65536, ADC VR=1.2V w/ chopper mode	GAIN=8*16		106		nV

6.8.2. SD18, performance $T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, $V_{DDA}=2.4\text{V}$, $V_{VR}=1.0\text{V}$, GAIN=1 without PGA, fSD18=1MHz, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	
INL	Integral Nonlinearity(INL)	VDDA=2.4V, $V_{VR}=1.0\text{V}$, $\Delta SI=\pm 200\text{mV}$		± 0.003	± 0.01	%FSR	
		VDDA=2.4V, $V_{VR}=1.0\text{V}$, $\Delta SI=\pm 450\text{mV}$					
	No Missing Codes ³	ADC_CK=1MHz, OSR=65536		23		Bits	
G_{SD18}	Temperature drift Gain x16	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$			10	ppm/ $^\circ\text{C}$	
E_{os}	Offset error of Full Scale Range input voltage range with Chopper without PGA	$\Delta AI=0\text{V}$ $\Delta VR=1.2\text{V}$ DCSET[3:0]=<0000> * ΔAI is external short	Gain=2		1	%FSR	
	Offset error temperature drift with chopper without PGA		GAIN=1	0.05		uV/ $^\circ\text{C}$	
			GAIN=2	0.06			
			GAIN=4	0.06			
			GAIN=16	0.06			
	Offset temperature drift without chopper		GAIN=128	0.09		uV/ $^\circ\text{C}$	
CM _{SD18}	Common-mode rejection	$V_{CM}=0.7\text{V}$ to 1.7V , $V_{VR}=1.0\text{V}$, without PGA	$V_{SI}=0\text{V}$, GAIN=1	90		dB	
		$V_{CM}=0.7\text{V}$ to 1.7V , $V_{VR}=1.0\text{V}$, without PGA	$V_{SI}=0\text{V}$, GAIN=16	75			
PSRR	DC power supply rejection	$V_{DDA}=3.0\text{V}$, $\Delta V_{DDA}=\pm 10\text{mV}$, $V_{VR}=1.0\text{V}$, $V_{SI}=1.2\text{V}$, $V_{SI}=1.2\text{V}$	GAIN=1 PGA=off	75		dB	
			GAIN=16 PGA=8				




Figure 6.8-1 ADC Offset drift with Temperature




Figure 6.8-2 PGA Offset drift with Temperature




Figure 6.8-3 ADC Gain drift with Temperature




Figure 6.8-4 VDD/8 drift with Temperature

HY17P48

8-Bit RISC-like Mixed Signal Microcontroller
Embedded 18-Bit ΣΔADC and 8x7 LED Driver

HYCON
HYCON TECHNOLOGY

Max. Vin(mV) =0.9VREF ⁽¹⁾	RMS(μV) with OSR/GAIN at A/D Clock=1MHz, VDD=3.3V, VDDA=2.4V, Vin=Ext.Short, VREF=(SDRV)/2=1.2V, at High Accuracy Mode										65536				
	OSR		Output rate(Hz)		64	128	256	512	1024	2048	4096	8196	16384	32768	
	Gain	PGAG N	x	ADGN	15625	3906	1953	977	488	244	122	61	31	15	
±2160	0.25	=	off	x 0.25	172.75	55.41	32.04	23.45	16.57	10.98	8.87	6.48	4.64	3.32	2.53
±2160	0.5	=	off	x 0.5	88.54	29.11	17.86	12.45	8.25	6.04	4.82	3.32	2.41	1.85	1.30
±1080	1	=	off	x 1	42.21	15.82	10.11	7.08	4.87	3.48	2.66	1.92	1.36	1.07	0.78
±540	2	=	off	x 2	22.46	9.20	5.98	4.22	3.00	2.06	1.65	1.14	0.86	0.63	0.48
±270	4	=	off	x 4	13.40	5.52	3.74	2.60	1.88	1.31	1.02	0.74	0.54	0.42	0.32
±135	8	=	off	x 8	6.53	3.64	2.50	1.75	1.28	0.93	0.73	0.52	0.35	0.27	0.21
±68	16	=	off	x 16	4.28	2.62	1.72	1.33	0.91	0.71	0.56	0.40	0.25	0.18	0.15
±540	2	=	2	x 1	21.48	9.27	5.60	4.11	2.81	2.13	1.63	1.15	0.83	0.60	0.45
±270	4	=	4	x 1	10.72	5.14	3.39	2.37	1.62	1.18	0.93	0.63	0.44	0.32	0.25
±135	8	=	8	x 1	6.80	3.01	2.09	1.36	0.97	0.71	0.55	0.41	0.29	0.19	0.14
±8	128	=	8	x 16	3.54	2.46	1.65	1.20	0.77	0.59	0.42	0.28	0.21	0.15	0.11

(1) Max. Vin(mV) is the max. input voltage single end to ground(VSS)

Table6.8-2 SD18 RMS Noise Table

The RMS Noise are referred to the input. The Effective Number of Bits (ENOB(RMS Bit)) is defined as:

$$\text{ENOB(RMS)} = \frac{\ln\left(\frac{\text{FSR}}{\text{RMS Noise}}\right)}{\ln(2)}$$

$$\text{RMS Noise} = \sqrt{\frac{2 \times \text{VREF} \times \sum_{k=1}^{1024} (\text{ADO}[k] - \text{Average})^2}{2^{23}}}$$

Where FSR (Full - Scale Range) = $2 \times \text{VREF}/\text{Gain}$.

$$\text{Average} = \frac{\sum_{k=1}^{1024} (\text{ADO}[k])}{1024}$$

6.8.4. SD18 ,Temperature Sensor

TA = 25°C, VDD = 3.0V, VDDA=2.4V, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
TC _S	Sensor temperature drift			173		uV/°C
KT	Absolute Temperature Scale 0°K			-272		°C
TC _{ERR}	One point calibrate error temperature	Calibration at 25°C of -40°C~85°C		±2		°C




Figure 6.8-3 ADC Temperature Error

6.9. Build-In EPROM(BIE)

TA = 25°C, VDD = 3.0V, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{BIE}	Supply Voltage at VPP PIN			8.5	8.75	V
I _{BIE}	Operation supply current			3		mA
V _{SS}	Supply Voltage			0		V
When connecting to the external VBIE power source to program the BIE block, users can use the instruction to program the words one by one into the BIE block.						

6.10. Build-In EPROM(BIE) Low voltage control circuit

TA = 25°C, VDD = 3.05V, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
T _O	Operation temperature range		0	25	40	°C
V _{DD}	Operation supply Voltage		2.75		5.5	V
V _{SS}	Supply Voltage			0		V
When the 2.75V low voltage programming control circuit is activated, users can program the BIE block without connecting to the external VBIE power source.						




Figure 6.10-1 BIE typical application circuit

HY17P48

8-Bit RISC-like Mixed Signal Microcontroller
Embedded 18-Bit ΣΔADC and 8x7 LED Driver



7. Ordering Information

Device No. ¹	Package Type	Pins	Package Drawing		Code ²	Shipment Packing Type	Unit Q'ty	Material Composition	MSL ³
HY17P48-D000	Die	-	D	000	000	Tray	250	Green ⁴	-
HY17P48-NS32	QFN	32	N	S32	000	Tape & Reel	5000	Green ⁴	MSL-3
HY17P48-ES28	SSOP	28	E	S28	000	Tube	50	Green ⁴	MSL-3
HY17P48-ES28	SSOP	28	E	S28	000	Tape & Reel	3000	Green ⁴	MSL-3
HY17P48-ES20	SSOP	20	E	S20	000	Tube	58	Green ⁴	MSL-3
HY17P48-ES20	SSOP	20	E	S20	000	Tape & Reel	3000	Green ⁴	MSL-3

¹ Device No.: Model No. – Package Type Description – Code (Blank Code/ Standard/Customized Programming Code)

- Ex: You request blank code in Die package. The device No. will be HY17P48-D000.
- Ex: Your customized programming code is 007 and you require products in Die package. The device No. will be HY17P48-D000-007. and please clearly indicate the shipment packing type when placing orders.
- Ex: You request blank code in SSOP28 package. The device No. will be HY17P48-ES28. and please clearly indicate the shipment packing type when placing orders.
- Ex: Your customized programming code is 005 and you require products in SSOP28 package. The device No. will be HY17P48-ES28-005. and please clearly indicate the shipment packing type when placing orders.
- Ex: You request blank code in SSOP20 package. The device No. will be HY17P48-ES20. and please clearly indicate the shipment packing type when placing orders.
- Ex: Your customized programming code is 009 and you require products in SSOP20 package. The device No. will be HY17P48-ES20-009. and please clearly indicate the shipment packing type when placing orders.
- Ex: You request blank code in QFN32 package. The device No. will be HY17P48-NS32. and please clearly indicate the shipment packing type when placing orders.
- Ex: Your customized programming code is 007 and you require products in QFN32 package. The device No. will be HY17P48-NS32-007. and please clearly indicate the shipment packing type when placing orders.

² Code

“001”~“999” is standard or customized programming code. Blank code does not have these numbers.

³ MSL:

The Moisture Sensitivity Level ranking conforms to IPC/JEDEC J-STD-020 industry standard categorization. The products are processed, packed, transported and used with reference to IPC/JEDEC J-STD-033.




⁴ Green (RoHS & no Cl/Br):

HYCON products are Green products that compliant with RoHS directive and are Halogen free (Br<900ppm or Cl<900ppm or (Br+Cl)<1500ppm) .

8. Package Information

8.1. SSOP28(ES28)

8.1.1. Package Dimensions SSOP28(150mil)




SYMBOLS	MIN	NOM	MAX
A	1.34	1.63	1.75
A1	0.10	0.15	0.25
A2	-	-	1.50
b	0.20	-	0.30
c	0.18	-	0.25
D	9.80	9.91	10.01
E1	3.81	3.91	3.99
E	5.79	5.99	6.20
L	0.41	0.64	1.27
e	0.635 BASIC		
θ °	0	-	8

Note:

1. All dimensions refer to JEDEC OUTLINE MO-137.
2. Do not include Mold Flash or Protrusions.
3. Unit: mm.

8.1.2. Tube Dimensions SSOP28(150mil) (ES28)

Unit : mm




SYMBOLS	A	B	C
Spec.	529.6±1.0	8.001±0.127	3.937±0.127


8.1.3. Tape & Reel Information

8.1.3.1. Reel Dimensions

Unit: mm




8.1.3.2. Carrier Tape Dimensions



SYMBOLS	Reel Dimensions		Carrier Tape Dimensions										
	A	W1	A0	B0	K0	P0	P1	P2	E	F	D0	W	
Spec.	330	16.5	6.50	10.30	2.10	4.00	8.00	2.00	1.75	7.50	1.50	16.00	
Tolerance	+6/-3	+1.5/-0	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.05	±0.10	±0.10	+0.1/-0	±0.30


Note: 10 Sprocket hole pitch cumulative tolerance is ±0.20mm.

8.1.3.3. Pin1 direction



8.2. SSOP20(ES20)

8.2.1. Package Dimensions SSOP20(150mil)



SYMBOLS	MIN	NOM	MAX
A	1.34	1.63	1.75
A1	0.10	0.15	0.25
A2	-	-	1.50
b	0.20	-	0.30
c	0.18	-	0.25
D	8.55	8.66	8.74
E1	3.81	3.91	3.99
E	5.79	5.99	6.20
L	0.41	0.64	1.27
e	0.635 BASIC		
θ °	0	-	8

Note:


1. All dimensions refer to JEDEC OUTLINE MS-137.
2. Do not include Mold Flash or Protrusions.
3. Unit: mm.

HY17P48

8-Bit RISC-like Mixed Signal Microcontroller
Embedded 18-Bit ΣΔADC and 8x7 LED Driver

8.2.2. Tube Dimensions SSOP20(150mil) (ES20)

Unit : mm




SYMBOLS	A	B	C
Spec.	529.6±1.0	8.001±0.127	3.937±0.127


8.2.3. Tape & Reel Information

8.2.3.1. Reel Dimensions

Unit: mm




8.2.3.2. Carrier Tape Dimensions




SYMBOLS	Reel Dimensions		Carrier Tape Dimensions									
	A	W1	A0	B0	K0	P0	P1	P2	E	F	D0	W
Spec.	330	16.5	6.50	9.50	2.10	4.00	8.00	2.00	1.75	7.50	1.50	16.00
Tolerance	+6/-3	+1.5/-0	±0.10	±0.10	±0.10	±0.10	±0.10	±0.05	±0.10	±0.10	+0.1/-0	±0.30

Note: 10 Sprocket hole pitch cumulative tolerance is ±0.20mm.

8.2.3.3. Pin1 direction




8.3. QFN32(NS32)**8.3.1. Package Dimensions QFN32(4x4x0.55)**

SYMBOLS	MIN	NOM	MAX
A	0.50	0.55	0.60
A1	0.00	0.02	0.05
A3	0.15 REF.		
b	0.15	0.20	0.25
D	3.90	4.00	4.10
E	3.90	4.00	4.10
D2	2.65	2.70	2.75
E2	2.65	2.70	2.75
L	0.25	0.30	0.35
e	0.40 BASIC		

Note:

1. All dimensions refer to JEDEC OUTLINE MO-220.
2. Do not include Mold Flash or Protrusions.
3. Unit: mm.
4. https://www.hycontek.com/hy_mcu/QFN_DFN_PCB.pdf


8.3.2. Land Pattern Design Recommendations

Note:

1. Publication IPC-7351 is recommended for alternate designs.
2. http://www.hycontek.com/hy_mcu/QFN_DFN_PCB.pdf
3. Unit: mm.


8.3.3. Tape & Reel Information

8.3.3.1. Reel Dimensions



Unit: mm


8.3.3.2. Carrier Tape Dimensions



SYMBOLS	Reel Dimensions		Carrier Tape Dimensions									
	A	W1	A0	B0	K0	P0	P1	P2	E	F	D0	W
Spec.	330	12.5	4.35	4.35	1.10	4.00	8.00	2.00	1.75	5.50	1.50	12.00
Tolerance	+6/-3	+1.5/-0	±0.10	±0.10	±0.10	±0.10	±0.10	±0.05	±0.10	±0.05	+0.1/-0	±0.30

Note: 10 Sprocket hole pitch cumulative tolerance is ±0.20mm.

Pin1 direction



9. Revision Record

Major differences are stated thereinafter.

Version	Page	Date	Revision Summary
V03	All	2019/05/30	First edition
V05	22~23	2020/04/28	Update register table.
	6~9		Update I2C,UART pin. Remove AI14,AI15
	17,24		Update AIE register. Update GPIO block diagram
	27		Adding Oscillator=32768Hz current
	41		Update SSOP20 Unit Q'ty
V07	23	2021/09/11	Update register table.Add INIS1,VRIS,INIS
	31~32		Add BOR 、Reset timing diagram
	14		Update Reset block diagram
V08	All	2023/01/9	Add HY17P48-NS32 (QFN32 4x4x0.55) product informations