



HY17M24

Datasheet

8-Bit RISC-like Mixed Signal Microcontroller
Embedded 24-Bit $\Sigma\Delta$ ADC
Rail to Rail OPAMP

Table of Contents

1. FEATURE	6
2. PIN DEFINITION	7
2.1. Pinout I/O Description	9
2.2. Multiplexing Pin Definition	12
2.3. Package marking information	13
2.3.1. SSOP28 Package marking information	13
2.3.2. QFN24 Package marking information	13
2.3.3. SSOP24 Package marking information	13
2.3.4. SOP16 Package marking information	14
3. APPLICATION CIRCUIT	15
3.1. Independent Type Smoke Detection Optical Sensor Application.....	15
3.2. Networked Type Smoke Detection Optical Sensor Application	15
3.3. Electrochemical Test Strip Application	16
3.4. Voltage/Current Detection and Charge/Discharge Control Application	16
4. FUNCTION OUTLINE	17
4.1. Block Diagram.....	17
4.2. Related Manuals and Supporting Documents	17
4.3. Clock System	18
4.4. GPIO PT1.0 System.....	19
4.5. GPIO PT1~PT3 System.....	19
4.6. Reset System.....	20
4.7. Power System	21
4.8. ADC Network	21
4.9. 12-bit Resistance Ladder Network.....	22
4.10. Rail to Rail OPAMP Network	22
4.11. Comparator Network.....	23
4.12. Watch Dog System.....	23
4.13. 8-bit Timer A1 System	24
4.14. 16-bit Timer B System	24

4.15.	I ² C	25
4.16.	EUART	25
5.	REGISTER LIST	27
6.	ELECTRICAL CHARACTERISTICS.....	30
6.1.	Recommended operating conditions	30
6.2.	Internal RC Oscillator	30
6.3.	Supply current into VDD excluding peripherals current.....	32
6.4.	Port 1~3.....	34
6.5.	Reset(Brownout)	35
6.6.	Power System	36
6.7.	Multi-Comparator	38
6.8.	Rail to Rail OPAMP	39
6.9.	12-Bit Resistance Ladders.....	39
6.10.	SD18, Power Supply and recommended operating conditions.....	40
6.11.	SD18,performance	40
6.12.	SD18 Noise Performance.....	42
6.13.	SD18 ,Temperature Sensor.....	44
6.14.	MTP Memory	45
7.	ORDERING INFORMATION	46
8.	PACKAGING INFORMATION	47
8.1.	SSOP28(ES28)	47
8.1.1.	Package Dimensions SSOP28(150mil).....	47
8.1.2.	Tube Dimensions SSOP28(150mil).....	48
8.1.3.	Tape & Reel Information	49
8.2.	QFN24(N024).....	50
8.2.1.	Package Dimensions QFN24(4x4x0.75)	50
8.2.2.	Land Pattern Design Recommendations.....	51
8.2.3.	Tape & Reel Information	52
8.3.	SSOP24(ES24)	53
8.3.1.	Package Dimensions SSOP24(150mil).....	53
8.3.2.	Tube Dimensions SSOP24(150mil).....	54
8.3.3.	Tape & Reel Information	55
8.4.	SOP16(S016).....	56
8.4.1.	Package Dimensions SOP16(150mil)	56

HY17M24

8-bit RISC-like Mixed Signal Microcontrollers with
Embedded High Resolution $\Sigma\Delta$ ADC



8.4.2. Tube Dimensions SOP16(150mil)	57
8.4.3. Tape & Reel Information	58
9. REVISION RECORD	59

Attention :

- 1、HYCON Technology Corp. reserves the right to change the content of this datasheet without further notice. For most up-to-date information, please constantly visit our website: <http://www.hycontek.com>.
- 2、HYCON Technology Corp. is not responsible for problems caused by figures or application circuits narrated herein whose related industrial properties belong to third parties.
- 3、Specifications of any HYCON Technology Corp. products detailed or contained herein stipulate the performance, characteristics, and functions of the specified products in the independent state. We does not guarantee of the performance, characteristics, and functions of the specified products as placed in the customer's products or equipment. Constant and sufficient verification and evaluation is highly advised.
- 4、Please note the operating conditions of input voltage, output voltage and load current and ensure the IC internal power consumption does not exceed that of package tolerance. HYCON Technology Corp. assumes no responsibility for equipment failures that resulted from using products at values that exceed, even momentarily, rated values listed in products specifications of HYCON products specified herein.
- 5、Notwithstanding this product has built-in ESD protection circuit, please do not exert excessive static electricity to protection circuit.
- 6、Products specified or contained herein cannot be employed in applications which require extremely high levels of reliability, such as device or equipment affecting the human body, health/medical equipments, security systems, or any apparatus installed in aircrafts and other vehicles.
- 7、Despite the fact that HYCON Technology Corp. endeavors to enhance product quality as well as reliability in every possible way, failure or malfunction of semiconductor products may happen. Hence, users are strongly recommended to comply with safety design including redundancy and fire-precaution equipments to prevent any accidents and fires that may follow.
- 8、Use of the information described herein for other purposes and/or reproduction or copying without the permission of HYCON Technology Corp. is strictly prohibited.

1. Feature

- **8-Bit RISC-like Mixed Signal Microcontroller**
 - 71 high performance H08D instruction sets
 - Hardware Lookup table
 - Power On/ Brown Out 1/ Brown Out 2
 - WDT/MCLR Reset
- **Operating Voltage and Temperature Range**
 - VDD = 1.9V ~ 5.5V Digital Circuit
 - VDDA = 2.4V ~ 5.5V Analog Circuit
 - Operating Temperature : - 40°C ~ 85°C
- **Memory**
 - 4K words MTP Program Memory
(Write/Erase cycle times: 100 cycles)
 - 32 bytes EEPROM Data Memory
(Write/Erase cycle times: 3000 cycles)
 - 256 bytes SRAM
 - 6 Level Stack
- **24-Bit $\Sigma\Delta$ ADC Analog to Digital Converter**
 - Max. Sampling Frequency up to 1MHz
 - Oversampling Freq. setting: 64 ~ 65536
 - Second/third order comb filter with conversion frequency of 15.6Ksps
 - ADC Gain: x1/4, x1/2, x1,x2,x4,x8,x16
 - Differential input signal and zero adjustment of measurement range
 - Low temperature drift coefficient and built-in absolute temperature sensor
- **Low Power and Low Temperature Drift Coefficient Power System**
 - VDDA Linear regulated power supply
 - ◆ Supply analog circuit or external sensor voltage source
 - ◆ Design of external Input Voltage
 - ◆ Regulated output can be set 2.4V/2.6V/2.9V/3.3V /3.6V /4.0V/4.5V/5.0V
 - ◆ No external Voltage Regulator Cap.
 - REFO Reference Voltage Source
 - ◆ Can set output 1.2V
 - ◆ Design of external Input Voltage
- **Rail to Rail Operational Amplifier**
 - Integrator Circuit
- **12-BIT Programable Resistance Ladder**
 - Programable Resistance Ladder
 - Can set 12bits DAC output by R2R OP
- **Communication interface**
 - I²C, EUART, 2-wire ICE communication interface
- **Timer**
 - Watch Dog
 - 8-bit Timer
 - 16-bit Timer
 - ◆ 16-Bit PWM ◆ 8-bit+8-bit PWM
- **Low Power Consumption**
 - Sleep Mode: 0.25uA@3.0V
 - Standby Mode: 1uA@3.0V
- **Operating Frequency**
 - External Crystal oscillator: 32768Hz ~ 16MHz
 - Built-in HAO oscillator, four HAO frequency can be selected:
1.843MHz, 4.147MHz, 8.755MHz, 17.51MHz
 - Built-in low power LPO oscillator 14.5KHz
- **Package Type**
 - SSOP28 、QFN24 、SSOP24 、SOP16
- **Application Field**
 - Smoke sensing, Gas sensing
 - PM2.5 sensing, Infrared sensing
 - Temperature sensing, Analog Signal Collector

Function List

Model No.	VDD (V)	Internal Clock (Hz)	System Clock (Hz)	Program Memory (word)	SRAM (byte)	Built-In EEPROM (byte)	ADC ENOB (bit x ch)	Sample Rate (sps)	I/O	Timer (bit x ch)	PWM (bit x ch)	Serial Interface (I/F x ch)	Package
HY17M24	1.9~ 5.5	14.5K	14.5K~16M	4K	256	32	21-bit x11	8~15.6K	9xIO	8-bit x 1 16-bit x 1	8-bit x 2 16-bit x 1	EUART x 1 I ² C x 1	SOP16
		21-bit x15					17xIO		SSOP24				
									QFN24				
									SSOP28				
		17.51M											

2. Pin Definition




Figure 2-1 SSOP28 Pin Diagram




Figure 2-2 QFN24 Pin Diagram

HY17M24

8-bit RISC-like Mixed Signal Microcontrollers with
Embedded High Resolution $\Sigma\Delta$ ADC




Figure 2-3 SSOP24 Pin Diagram




Figure 2-4 SOP16 Pin Diagram

2.1. Pinout I/O Description

Package / Pin No.				Characteristic			Description
SSOP28	QFN24	SSOP24	SOP16	Pin Name	Type	Buffer	
1	22	1	1	AI1	A	A	Analog Input Channel 1
2	23	2	2	AI2	A	A	Analog Input Channel 2
3	24	3	3	AI3	A	A	Analog Input Channel 3
				REFO	P	P	1.2V Reference Voltage Output, an external 0.1uF capacitor is required
4	1	4	4	VSS	P	P	Chip Power Ground
5	2	5	5	PT1.0	I	S	Digital Input Port 1.0
				INT1.0	I	S	External Interrupt Input INT1.0
				MCLR	I	S	External Reset pin with internal pull-up resistor, actived low.
				TBI0	I	S	TimerB CPI Source Input pin
				CH0	A	A	Comparator Input Channel 0
				AI4	A	A	Analog Input Channel 4
6	3	6	6	PT1.1	I/O	S/C	Digital Input/Output Port 1.1
				INT1.1	I	S	External Interrupt Input INT1.1
				XTI	A	A	External Oscillator Input pin
				AI5	A	A	Analog Input Channel 5
7	4	7	7	PT1.2	I/O	S/C	Digital Input/Output Port 1.2
				INT1.2	I	S	External Interrupt Input INT1.2
				PWM1	O	C	PWM Output Channel 1
				XTO	A	A	External Oscillator Output pin
				AI6	A	A	Analog Input Channel 6
8	5	8	8	PT1.3	I/O	S/C/N	Digital Input/Output Port 1.3
				INT1.3	I	S	External Interrupt Input INT1.3
				PWM0_1*2	O	C	PWM Output Channel 0
				SCL	I/O	S/C	I ² C communication interface Clock pin
				PCAL*1	O	C	Frequency calibration output pin for programming
				AI7	A	A	Analog Input Channel 7
9	6	9	-	PT3.0	I/O	S/C/N	Digital Input/Output Port 3.0
				INT3.0	I	S	External Interrupt Input INT3.0
				SCL_2*2	I/O	S/C	I ² C communication interface Clock pin
				AI11	A	A	Analog Input Channel 11
				TBI0_1	I	S	TimerB CPI Source Input pin
10	7	10	-	PT3.1	I/O	S/C/N	Digital Input/Output Port 3.1
				INT3.1	I	S	External Interrupt Input INT3.1
				SDA_2*2	I/O	S/C	I ² C communication interface Data pin
				AI12	A	A	Analog Input Channel 12

HY17M24

8-bit RISC-like Mixed Signal Microcontrollers with
Embedded High Resolution $\Sigma\Delta$ ADC

Package / Pin No.				Characteristic			Description
SSOP28	QFN24	SSOP24	SOP16	Pin Name	Type	Buffer	
11	8	11	-	PT3.2	I/O	S/C/N	Digital Input/Output Port 3.2
				INT3.2	I	S	External Interrupt Input INT3.2
				SCL_3* ²	I/O	S/C	I ² C communication interface Clock pin
				PWM0_2* ²	O	C	PWM Output Channel 0
12	9	12	-	PT3.3	I/O	S/C/N	Digital Input/Output Port 3.3
				INT3.3	I	S	External Interrupt Input INT3.3
				SDA_3* ²	I/O	S/C	I ² C communication interface Data pin
				PWM1_2* ²	O	C	PWM Output Channel 1
15	10	13	-	PT3.4	I/O	S/C/N	Digital Input/Output Port 3.4
				INT3.4	I	S	External Interrupt Input INT3.4
				TX_3* ²	O	C	UART communication Transfer Pin
				BZ_2* ²	O	C	Buzzer Signal Output pin
16	11	14	-	PT3.5	I/O	S/C/N	Digital Input/Output Port 3.5
				INT3.5	I	S	External Interrupt Input INT3.5
				RC_3* ²	O	C	UART communication Receiver pin
17	12	15	-	PT3.6	I/O	S/C/N	Digital Input/Output Port 3.6
				INT3.6	I	S	External Interrupt Input INT3.6
				TX_2* ²	O	C	UART communication Transfer pin
				TBI1_1	I	S	TimerB CPI Source Input pin
				AI13	A	A	Analog Input Channel 13
18	13	16	-	PT3.7	I/O	S/C/N	Digital Input/Output Port 3.7
				INT3.7	I	S	External Interrupt Input INT3.7
				RC_2* ²	O	C	UART communication Receiver pin
				CH2	A	A	Comparator Input Channel 2
				AI14	A	A	Analog Input Channel 14
19	14	17	9	PT1.4	I/O	S/C/N	Digital Input/Output Port 1.4
				INT1.4	I	S	External Interrupt Input INT1.4
				SDA	I/O	S/C	I ² C communication interface Data pin
				AI8	A	A	Analog Input Channel 8
				DACO	A	A	Resistance Ladder Voltage Output pin
20	15	18	10	PT1.5	I/O	S/C	Digital Input/Output Port 1.5
				INT1.5	I	S	External Interrupt input INT1.5
				TX	O	C	UART communication Transfer pin
				BZ	O	C	Buzzer Signal Output pin
				AI9	A	A	Analog Input Channel 9
21	16	19	11	PT1.6	I/O	S/C	Digital Input/Output Port 1.6
				INT1.6	I	S	External Interrupt Input INT1.6
				RC	I	S	UART communication Receiver Pin

HY17M24

8-bit RISC-like Mixed Signal Microcontrollers with
Embedded High Resolution $\Sigma\Delta$ ADC

Package / Pin No.				Characteristic			Description
SSOP28	QFN24	SSOP24	SOP16	Pin Name	Type	Buffer	
				PWM0	O	C	PWM Output Channel 0
				CH1	A	A	Comparator Input Channel 1
				AI10	A	A	Analog Input Channel 10
22	-	-	-	EDIO0	I/O	S/C	EDM communication interface Data pin
23	17	20	12	PT2.0	I/O	S/C/N	Digital Input/Output Port 2.0
				INT2.0	I	S	External Interrupt Input INT2.0
				SDA_1* ²	I/O	S/C	I ² C communication interface Data pin
				TX_1* ²	O	C	UART communication Transfer pin
				PWM1_1* ²	O	C	PWM Output Channel 1
				EDIO* ¹	I/O	S/C	EDM communication interface Data pin
24	18	21	13	PT2.1	I/O	S/C/N	Digital Input/Output Port 2.1
				INT2.1	I	S	External Interrupt Input INT2.1
				SCL_1* ²	I/O	S/C	I ² C communication interface Clock pin
				RC_1* ²	I	S	UART communication Receiving pin
				BZ_1* ²	O	C	Buzzer Signal Output pin
				TBI1	I	S	TimerB CPI Source Input pin
				ECK* ¹	I	S	EDM communication interface Clock pin
25	-	-	-	ECK0	I	S	EDM communication interface Clock pin
26	19	22	14	VDD	P	P	Chip Power Voltage Input, an external 1~10uF capacitor is required.
27	20	23	15	VDDA	P	P	Regulator Output, analog circuit voltage source, an external 1~10uF capacitor is required. (source: VDD)
28	21	24	16	AI0	A	A	Analog Input Channel 0
				OPO	A	A	OPAMP Output Channel

¹ Debugging, emulation, and read/write chip communication pins. GPIO multiplexing is not available in this mode.

² Through the internal settings of the chip, the multiplexed pin function can be planned to be output or input on this pin. * Indicates the pin selected for multiplexing.

Table 2-1 Pin Definition and Function Description


2.2. Multiplexing Pin Definition

Function	I/O Type	INT	Internal Pull high	Special Function	Buzzer	Timer B Enable	I ² C	UART	Comparator	Analog	PWM
PT1.0	DAI	INT1.0	PU1.0	MCLR		TBI0			CH0	AI4	
PT1.1	DAI/O	INT1.1	PU1.1	XTI						AI5	
PT1.2	DAI/O	INT1.2	PU1.2	XTO						AI6	PWM1
PT1.3	DAI/O	INT1.3	PU1.3	PCAL			SCL			AI7	PWM0_1
PT1.4	DAI/O	INT1.4	PU1.4	DACO			SDA			AI8	
PT1.5	DAI/O	INT1.5	PU1.5		BZ			TX		AI9	
PT1.6	DAI/O	INT1.6	PU1.6					RC	CH1	AI10	PWM0
ECK0	DI/O			ECK0							
EDIO0	DI/O			EDIO0							
PT2.0	DI/O	INT2.0	PU2.0	EDIO			SDA_1	TX_1			PWM1_1
PT2.1	DI/O	INT2.1	PU2.1	ECK	BZ_1	TBI1	SCL_1	RC_1			
AI0	AIO			OPO						AI0	
AI1	AI									AI1	
AI2	AI									AI2	
AI3	AIO			REFO						AI3	
PT3.0	DAI/O	INT3.0	PU3.0			TBI0_1	SCL_2			AI11	
PT3.1	DAI/O	INT3.1	PU3.1				SDA_2			AI12	
PT3.2	DI/O	INT3.2	PU3.2				SCL_3				PWM0_2
PT3.3	DI/O	INT3.3	PU3.3				SDA_3				PWM1_2
PT3.4	DI/O	INT3.4	PU3.4		BZ_2			TX_3			
PT3.5	DI/O	INT3.5	PU3.5					RC_3			
PT3.6	DAI/O	INT3.6	PU3.6			TBI1_1		TX_2		AI13	
PT3.7	DAI/O	INT3.7	PU3.7					RC_2	CH2	AI14	


Table 2-2 Pin Definition and Function Description

2.3. Package marking information


2.3.1. SSOP28 Package marking information



2.3.2. QFN24 Package marking information




2.3.3. SSOP24 Package marking information



HY17M24

8-bit RISC-like Mixed Signal Microcontrollers with
Embedded High Resolution $\Sigma\Delta$ ADC

2.3.4. SOP16 Package marking information



3. Application Circuit

3.1. Independent Type Smoke Detection Optical Sensor Application




Figure 3-1 Smoke detection sensor application reference circuit

3.2. Networked Type Smoke Detection Optical Sensor Application




Figure 3-2 Smoke detection sensor application reference circuit

4. Function Outline

4.1. Block Diagram




Figure 4-1 HY17M24 Internal Block Diagram

4.2. Related Manuals and Supporting Documents

IC Function Related Instruction Manual

DS-HY17M24	HY17M24 Data Sheet Manual
UG-HY17M24	HY17M24 User's Manual
APD-CORE002	H08A, H08C, H08D Instruction Set User's Manual

Development Tool Related Instruction Manual

APD-HY17MIDE001	HY17M Series Development Tool Software Instruction Manual
APD-HY17MIDE002	HY17M24 Series Development Tool Hardware Instruction Manual
APD-HY17MIDE003	HY17M24 ENOB Tool Instruction Manual

Product Production Related Instruction Manual

APD-HY17MIDE0xx	HY17M24 Series Production Specialized Programmer Manual
-----------------	---

4.3. Clock System




Figure 4-2 Clock System(一)




Figure 4-3 Clock System(二)

4.4. GPIO PT1.0 System




Figure 4-4 GPIO PT1.0 System

4.5. GPIO PT1~PT3 System




Figure 4-5 GPIO PT1~PT3 System

4.6. Reset System




Figure 4-6 Reset




Figure 4-7 BOR1 and BOR2 Chart

4.9. 12-bit Resistance Ladder Network




Figure 4-10 12-bit Resistance Ladder Network

4.10. Rail to Rail OPAMP Network




Figure 4-11 Rail to Rail OPAMP Network

4.11. Comparator Network




Figure 4-12 Comparator Network

4.12. Watch Dog System




Figure 4-13 Watch Dog System

4.13. 8-bit Timer A1 System




Figure 4-14 Timer A1 System

4.14. 16-bit Timer B System





Figure 4-15 Timer B System

EUART 8-BITS RECEIVE BLOCK DIAGRAM



¹Don't care PERR[0] state of 8-bits receive mode

Figure 4-18 EUART 8-bits Receive Block Diagram

5. Register List

"r"no use,"w"read/write,"w"write,"r"read,"r0"only read 0,"r1"only read 1,"w0"only write 0,"w1"only write 1 "\$"for event status,"u"unimplemented bit,"x"unknown,"u"unchanged,"d"depends on condition															
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	ARST	IRST	RW			
000h	INDF0	Contents of FSR0 to address data memoryvalue of FSR0 not changed								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
001h	POINC0	Contents of FSR0 to address data memoryvalue of FSR0 post-incremented								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
002h	PODEC0	Contents of FSR0 to address data memoryvalue of FSR0 post-decremented								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
003h	PRINC0	Contents of FSR0 to address data memoryvalue of FSR0 pre-incremented								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
004h	PLUSW0	Contents of FSR0 to address data memoryvalue of FSR0 offset by W								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
005h	INDF1	Contents of FSR1 to address data memoryvalue of FSR1 not changed								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
006h	POINC1	Contents of FSR1 to address data memoryvalue of FSR1 post-incremented								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
007h	PODEC1	Contents of FSR1 to address data memoryvalue of FSR1 post-decremented								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
008h	PRINC1	Contents of FSR1 to address data memoryvalue of FSR1 pre-incremented								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
009h	PLUSW1	Contents of FSR1 to address data memoryvalue of FSR1 offset by W								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
00Ah	INDF2	Contents of FSR2 to address data memoryvalue of FSR2 not changed								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
00Bh	POINC2	Contents of FSR2 to address data memoryvalue of FSR2 post-incremented								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
00Ch	PODEC2	Contents of FSR2 to address data memoryvalue of FSR2 post-decremented								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
00Dh	PRINC2	Contents of FSR2 to address data memoryvalue of FSR2 pre-incremented								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
00Eh	PLUSW2	Contents of FSR2 to address data memoryvalue of FSR2 offset by W								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
00Fh	FSR0H	-	-	-	-	-	-	-	FSR0[8]	X	U	~...~...~...*			
010h	FSR0L	Indirect Data Memory Address Pointer 0 Low Byte,FSR0[7:0]								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
011h	FSR1H	-	-	-	-	-	-	-	FSR1[8]	X	U	~...~...~...*			
012h	FSR1L	Indirect Data Memory Address Pointer 0 Low Byte,FSR1[7:0]								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
013h	FSR2H	-	-	-	-	-	-	-	FSR2[8]	X	U	~...~...~...*			
014h	FSR2L	Indirect Data Memory Address Pointer 0 Low Byte,FSR2[7:0]								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
016h	TOSH	-	-	-	-	TOS[11:8]				xxxx	uuuu	~...~...~...*			
017h	TOSL	Top-of-Stack Low Byte (TOS<7:0>)								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
018h	SKCN	SKFL	SKUN	SKOV	-	-	SKPRT[2:0]			000.000	u\$\$. \$\$\$(rw 0,rw 0,rw 0,-...*)				
01Ah	PCLATH	-	-	-	-	PC[11:8]				0000	0000	~...~...~...*			
01Bh	PCLATL	PC Low Byte for PC<7:0>								0000 0000	0000 0000	***** 1 1 1 1 1 1			
01Ch	TBLPTRU	-	-	-	-	-	-	-	-	xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
01Dh	TBLPTRH	-	-	-	-	TBLPTR[11:8]				xxxx	uuuu	~...~...~...*			
01Eh	TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
01Fh	TBLDH	Program Memory Table Latch High Byte								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
020h	TBLDL	Program Memory Table Latch Low Byte								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
021h	PRODH	Product Register of Multiply High Byte								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
022h	PRODL	Product Register of Multiply Low Byte								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
023h	INTE0	GIE	TA1CIE	ADIE	WDTIE	TB1IE		E1IE	E0IE	0000 0.00	0uuu uuuu	***** 1 1 1 1 1 1			
024h	INTE1	TA1IE		TXIE	RCIE	I2CERIE	I2CIE	E3IE	E2IE	0.00 0000	uuuu uuuu	***** 1 1 1 1 1 1			
025h	INTE2						CMPIE	OPCIE	BOR2IE	0	uuuu uuuu	***** 1 1 1 1 1 1			
026h	INTF0	-	TA1CIF	ADIF	WDTIF	TB1IF	TMAIF	E1IF	E0IF	.000 0000	.uuu uuuu	***** 1 1 1 1 1 1			
027h	INTF1	TA1IF		TXIF	RCIF	I2CERIF	I2CIF	E3IF	E2IF	0.00 0000	uuuu uuuu	****r,r** 1 1 1 1 1 1			
028h	INTF2						CMPIF	OPCIF	BOR2IF	0	uuuu uuuu	***** 1 1 1 1 1 1			
029h	WREG	Working Register								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1			
02Ah	BSRCN	-	-	-	-	-	-	-	BSR[0]	X	U	~...~...~...*			
02Bh	MSTAT	-	-	-	C	DC	N	OV	Z	...X xxxx	...u uuuu	~...~...~...*			
02Ch	PSTAT	BOR	PD	TO	IDL	RST	SKERR	BOR2LV	GCRstIF	\$000 \$000	uu\$u u\$uu	rw0,rw0,rw0,rw0,rw0,rw0			
02Eh	PWRCN	ENBGR	LDOC[2:0]			LDOM[1:0]			ENLDO	CSFON	1000 0000	uuuu uu0u	***** 1 1 1 1 1 1		
02Fh	OSCCN0	OSCS[1:0]		DHS[1:0]		DMS[2:0]				CUPS	0000 0000	uuuu uuuu	***** 1 1 1 1 1 1		
030h	OSCCN1	CCOPT	LCPS	DADC[1:0]		DTMB[1:0]		TMBS		-	0000 000.	uuuu uu.	***** 1 1 1 1 1 1		
031h	OSCCN2	-	-	ENXT	XTS[1:0]		HAOM[1:0]		ENHAO	0000 0001	uuuu uu01	***** 1 1 1 1 1 1			
032h	CSFCN0	SKRST	HAOTR[6:0]										.1..		~...~...~...*
033h	CSFCN1	MCLR	-	ENINXCH	BOR_TH[2:0]			BORS		ENBOR2	0.00 0011	0.uu uuuu	*.***** 1 1 1 1 1 1		
034h	WDTCN	ENBZ	BZS	DBZ[1:0]		ENWDT	DWDIT[2:0]						0000 0000	uuuu \$000	~...~...~...*rw 1,1,1,1
035h	AD1H	ADC1 conversion high byte data register										0000 0000	uuuu uuuu	r,r,r,r,r,r,r,r	
036h	AD1M	ADC1 conversion middle byte data register										0000 0000	uuuu uuuu	r,r,r,r,r,r,r,r	
037h	AD1L	ADC1 conversion low byte data register										0000 0000	uuuu uuuu	r,r,r,r,r,r,r,r	

Table 5-1 Register List

HY17M24

8-bit RISC-like Mixed Signal Microcontrollers with Embedded High Resolution $\Sigma\Delta$ ADC



"r":no use,"w":read/write,"r":write,"r":read,"r0":only read 0,"r1":only read 1,"w0":only write 0,"w1":only write 1 "\$":for event status,"x":unimplemented bit,"x":unknown,"u":unchanged,"d":depends on condition										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R/W
038h	AD1CN0	ENAD1	-	-	-	-	-	-	-	0000 0000
039h	AD1CN1	-	-	VREGN	REFOS[1:0]	-	-	-	-	0000 0000
03Ah	AD1CN2	-	-	-	SELVIN	-	-	-	-	0000 0000
03Bh	AD1CN3	-	-	-	-	-	-	-	-	0000 0000
03Ch	AD1CN4	VRH[1:0]	-	VRL[1:0]	-	-	-	-	-	0000 0000
03Dh	AD1CN5	ENACM	-	VCMS	LDOP	ENREFO	-	ENTPS	TPSCH	0.00 0000
03Eh	LVDCN	DAFM	ENCH	-	-	-	-	-	-	00..
03Fh	DACCN0	-	-	-	DANS[1:0]	-	-	-	-	..00 .000
040h	DACCN1	-	-	-	-	DADCS	DALH	-	DAOE[0]	...0 0.00
041h	DACBiH	-	-	-	-	-	-	-	-	 0000
042h	DACBiL	-	-	-	-	-	-	-	-	0000 0000
043h	OP1CN0	OPINS	OPDR	OPCS	OPDFR	OPDEN	OPLOS[1:0]	ENOP1	-	0000 0000
044h	OP1CN1	-	OPC	OPGAINS[1:0]	OPDIEN[1:0]	OPOEG[1:0]	-	-	-	00 0000
045h	OP1INP	VSS	AI13	DAOI	REFOI	AI10	AI3	AI2	AI0	0000 0000
046h	OP1INN1	-	-	-	-	-	VSS	AI14	DAOI	000
047h	OP1INN0	OPO	OPOS	OPOI	R1_fb	REFOI	AI9	AI4	AI1	0000 0000
048h	TMA1CN	ENTMA1	TMA1CL1	TMA1S1	-	-	-	-	-	0000 0000
049h	TMA1R	-	-	-	-	-	-	-	-	0000 0000
04Ah	TMA1C	-	-	-	-	-	-	-	-	0000 0000
04Bh	TB1Flag	-	PWM7A	PWM6A	PWM5A	PWM4A	PWM3A	PWM2A	PWM1A	..00 0000
04Ch	TB1CN0	ENTB1	-	TB1M[1:0]	TB1RT[1:0]	TB1CL	PWMO1	PWMO0	-	0000 0000
04Dh	TB1CN1	PA1V	-	PWMA1[2:0]	-	PA0V	-	-	-	0000 0000
04Eh	TB1RH	-	-	-	-	-	-	-	-	xxxx xxxx
04Fh	TB1RL	-	-	-	-	-	-	-	-	xxxx xxxx
050h	TB1COH	-	-	-	-	-	-	-	-	xxxx xxxx
051h	TB1COL	-	-	-	-	-	-	-	-	xxxx xxxx
052h	TB1CIH	-	-	-	-	-	-	-	-	xxxx xxxx
053h	TB1CIL	-	-	-	-	-	-	-	-	xxxx xxxx
054h	TB1C2H	-	-	-	-	-	-	-	-	xxxx xxxx
055h	TB1C2L	-	-	-	-	-	-	-	-	xxxx xxxx
056h	TC1CN0	-	-	TC1S[1:0]	-	-	-	-	-	0000 0000
057h	PT1	-	PT1.6	PT1.5	PT1.4	PT1.3	PT1.2	PT1.1	PT1.0	.xxx xxxx
058h	PT1IN	-	IN1.6	IN1.5	IN1.4	IN1.3	IN1.2	IN1.1	IN1.0	0000 0000
059h	TRISC1	-	TC1.6	TC1.5	TC1.4	TC1.3	TC1.2	TC1.1	TC1.0	0000 0000
05Ah	PT1DA	-	DA1.6	DA1.5	DA1.4	DA1.3	DA1.2	DA1.1	DA1.0	0000 0000
05Bh	PT1PU	-	PU1.6	PU1.5	PU1.4	PU1.3	PU1.2	PU1.1	PU1.0	0000 0000
05Ch	PT1M1	-	-	-	-	-	-	-	-	0000 0000
05Dh	PT1M2	-	-	-	-	-	-	-	-	0000 0000
05Eh	PT1M3	-	-	-	-	-	-	-	-	0000 0000
05Fh	PT1INT	-	INTG1.6	INTG1.5	INTG1.4	INTG1.3	INTG1.2	-	-	0000 0000
060h	PT1INTE	-	INTE1.6	INTE1.5	INTE1.4	-	-	-	-	0000 0000
061h	PT1INTF	-	INTF1.6	INTF1.5	INTF1.4	-	-	-	-	0000 0000
062h	PT2	-	-	-	-	-	-	PT2.1	PT2.0	xx
063h	PT2IN	-	-	-	-	-	-	IN2.1	IN2.0	00
064h	TRISC2	-	-	-	-	-	-	TC2.1	TC2.0	00
065h	PT2PU	-	-	-	-	-	-	PU2.1	PU2.0	00
066h	PT2M1	-	-	-	-	-	-	-	-	 0000
067h	PT2INT	-	-	-	-	-	-	INTG2.1	INTG2.0	00
068h	PT2INTE	-	-	-	-	-	-	INTE2.1	INTE2.0	00
069h	PT2INTF	-	-	-	-	-	-	INTF2.1	INTF2.0	00
06Ah	PT3	PT3.7	PT3.6	PT3.5	PT3.4	PT3.3	PT3.2	PT3.1	PT3.0	xxxx xxxx
06Bh	PT3IN	IN3.7	IN3.6	IN3.5	IN3.4	IN3.3	IN3.2	IN3.1	IN3.0	0000 0000
06Ch	TRISC3	TC3.7	TC3.6	TC3.5	TC3.4	TC3.3	TC3.2	TC3.1	TC3.0	0000 0000
06Dh	PT3DA	DA3.7	DA3.6	-	-	-	-	DA3.1	DA3.0	00.. .00
06Eh	PT3PU	PU3.7	PU3.6	PU3.5	PU3.4	PU3.3	PU3.2	PU3.1	PU3.0	0000 0000
06Fh	PT3M1	-	PM3.3[0]	PM3.2[1:0]	-	-	-	PM3.0[1:0]	-	.000 .00
070h	PT3M2	-	-	PM3.6[1:0]	-	-	-	PM3.4[1:0]	-	..00 .00
071h	PT3INT	INTG3.7	INTG3.6	INTG3.5	INTG3.4	INTG3.3	INTG3.2	INTG3.1	INTG3.0	0000 0000
072h	PT3INTE	INTE3.7	INTE3.6	INTE3.5	INTE3.4	INTE3.3	INTE3.2	INTE3.1	INTE3.0	0000 0000
073h	PT3INTF	INTF3.7	INTF3.6	INTF3.5	INTF3.4	INTF3.3	INTF3.2	INTF3.1	INTF3.0	0000 0000

Table 5-2 Register List

"r"no use,"w"read/write,"w"write,"r"read,"r0"only read 0,"r1"only read 1,"w0"only write 0,"w1"only write 1 "\$"for event status,"x"unimplemented bit,"x"unknown,"u"unchanged,"d"depends on condition													
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	ARST	IRST	R/W	
074h	UR0CN	ENSP	ENTX	TX9	TX9D	PARITY	-	-	WUE	0000 0..0	uuuu u..u	***** 1 1 1 1 1 1	
075h	UR0STA	-	RC9D	PERR	FERR	OERR	RCIDL	TRMT	ABDOVF	.000 0010	.uuu uuuu	-,r,r,r,r,r,r,rw 0 1 1 1 1 1 1	
076h	BA0CN	-	-	-	-	ENCR	RC9	ENADD	ENABD	 0000	 uuuu	-,r,r,r,r,r,r,r 1 1 1 1 1 1	
077h	BGORH	-	-	-	Baud Rate Generator Register High Byte					...x xxxx	...u uuuu	-,r,r,r,r,r,r,r 1 1 1 1 1 1	
078h	BGORL	Baud Rate Generator Register Low Byte								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1	
079h	TXOR	UART Transmit Register								xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1	
07Ah	RCOREG	UART Receive Register								xxxx xxxx	uuuu uuuu	r,r,r,r,r,r,r,r 1 1 1 1 1 1	
07Bh	MCCN0	ENRCC[1:0]		CMPO	CPIS	CPOR	CPDF	CMPS	ENCMP	0000 0000	uuuu uuuu	*,r,r,r,r,r,r,r 1 1 1 1 1 1	
07Ch	MCCN1	CPRL	VRSEL	CPRH[1:0]		CPNS[1:0]		CPPS[1:0]		0000 0000	uuuu uuuu	***** 1 1 1 1 1 1	
07Dh	MCCN2			CPDA[4:0]						0000 0000	uuuu uuuu	***** 1 1 1 1 1 1	
07Eh	MCCN3			CPDM[4:0]						0000 0000	uuuu uuuu	***** 1 1 1 1 1 1	
07Fh	-	-	-	-	-	-	-	-	-	0000 .000	uuuu .uuu	***** 1 1 1 1 1 1	
180h	CFG0	-	-	-	-	-	GCRst	ENI2CT	ENI2C	000	uuu	-,r,r,r,r,r,r,r 1 1 1 1 1 1	
181h	ACT0	SLAVE	-	-	I2CER	START	STOP	I2CINT	ACK	0..0 0000	u..u uuuu	***** 1 1 1 1 1 1	
182h	STA0	MACTF	SACTF	RDBF	RWF	DF	ACKF	GCF	ARBF	0001 0000	uuuu uuuu	***** 1 1 1 1 1 1	
183h	CRG0	CRG[7:0]								0000 0000	uuuu uuuu	***** 1 1 1 1 1 1	
184h	TOC0	I2CTF	DI2C[2:0]			I2CTL[3:0]				0000 0000	uuuu uuuu	***** 1 1 1 1 1 1	
185h	RDB0	RDB[7:1]							RDB[0]	xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1	
186h	TDB0	TDB0[7:1]							TDB0[0]	xxxx xxxx	uuuu uuuu	***** 1 1 1 1 1 1	
187h	SID0	SID0[7:1],The corresponding address of the 7-bit mode								SID0V[0]	0000 0000	uuuu uuuu	***** 1 1 1 1 1 1
18Eh	BIE2ARH	ENBIE2	-	1	1	1	1	1	1	0.xx xxxx	u.uu uuuu	-,r,r,r,r,r,r,r 1 1 1 1 1 1	
192h	ECCR1	-	-	-	-	-	-	-	EEWR	0000 0000	uuuu uuuu	***** 1 1 1 1 1 1	
193h	ECCR2	Read Command : Write 0xA5, then reload datas to EERD0~ EERD31									0000 0000	uuuu uuuu	***** 1 1 1 1 1 1
197h	EERD0	EE Data0[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
198h	EERD1	EE Data1[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
199h	EERD2	EE Data2[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
19Ah	EERD3	EE Data3[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
19Bh	EERD4	EE Data4[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
19Ch	EERD5	EE Data5[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
19Dh	EERD6	EE Data6[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
19Eh	EERD7	EE Data7[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
19Fh	EERD8	EE Data8[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1A0h	EERD9	EE Data9[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1A1h	EERD10	EE Data10[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1A2h	EERD11	EE Data11[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1A3h	EERD12	EE Data12[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1A4h	EERD13	EE Data13[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1A5h	EERD14	EE Data14[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1A6h	EERD15	EE Data15[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1A7h	EERD16	EE Data16[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1A8h	EERD17	EE Data17[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1A9h	EERD18	EE Data18[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1AAh	EERD19	EE Data19[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1ABh	EERD20	EE Data20[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1ACh	EERD21	EE Data21[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1ADh	EERD22	EE Data22[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1AEh	EERD23	EE Data23[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1AFh	EERD24	EE Data24[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1B0h	EERD25	EE Data25[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1B1h	EERD26	EE Data26[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1B2h	EERD27	EE Data27[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1B3h	EERD28	EE Data28[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1B4h	EERD29	EE Data29[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1B5h	EERD30	EE Data30[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
1B6h	EERD31	EE Data31[7:0]								1111 1111	uuuu uuuu	***** 1 1 1 1 1 1	
080h ~ 0FFh		SRAM as 128Byte								uuuu uuuu	uuuu uuuu	***** 1 1 1 1 1 1	

Table 5-3 Register List

6. Electrical Characteristics

Absolute Maximum Ratings :

Absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Voltage applied at V_{DD} to V_{SS} -0.2 V to 6.0 V

Voltage applied to any pin -0.2 V to $V_{DD} + 0.3$ V

Diode current at any device terminal ± 2 mA

Storage temperature, -55°C to 125°C

(Operation Mode) -40°C to 85°C

Total power dissipation. 0.5w

Maximum output current sink by any I/O pin. 20mA

6.1. Recommended operating conditions

$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$, unless otherwise noted

Sym.	Parameter		Test Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage		All digital peripherals and CPU $V_{DD} = 1.9\text{V} \sim 5.5\text{V}$, Frequency $\leq 9.6\text{MHz}$, $V_{DD} = 3.6\text{V} \sim 5.5\text{V}$, Frequency $\leq 16\text{MHz}$,	1.9		5.5	V
V_{DDA}	Supply Voltage		Analog peripherals	2.4		5.5	
V_{SS}	Supply Voltage			0		0	
XT	External Oscillator Frequency	Watch crystal	$V_{DD} = 2.2\text{V} \sim 5.5\text{V}$, ENXT[0]=1	XTS[1:0]=0x	32768		Hz
		Ceramic resonator, Crystal		XTS[1:0]=10	450K	4M	
				XTS[1:0]=11	1M	8M	
		Ceramic resonator, Crystal	$V_{DD} = 3.6\text{V} \sim 5.5\text{V}$, ENXT[0]=1	XTS[1:0]=11	450K	16M	

6.2. Internal RC Oscillator

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
HAO	High Speed Oscillator Frequency (before trim)	ENHAO[0]=1, HAOM[1:0]=00b	VDD=2.2V~5.5V, TA = -40℃ ~ 85℃	-20%	1.843	+20%	MHz
		ENHAO[0]=1, HAOM[1:0]=01b,		-20%	4.147	+20%	MHz
		ENHAO[0]=1, HAOM[1:0]=10b		-20%	8.755	+20%	MHz
		ENHAO[0]=1, HAOM[1:0]=11b	VDD=3.6V~5.5V, TA = -40℃ ~ 85℃	-20%	17.51	+20%	MHz
	High Speed Oscillator Frequency (after trim *1)	ENHAO[0]=1, HAOM[1:0]=00b	VDD=3V/5V, TA = 25℃	-1%	1.843	+1%	MHz
			VDD=3V/5V, TA = -40℃ ~ 85℃	-3%	1.843	+3%	MHz
			VDD=2.2V~5.5V, TA = 25℃	-3%	1.843	+3%	MHz
			VDD=2.2V~5.5V, TA = -40℃ ~ 85℃	-6%	1.843	+6%	MHz
		ENHAO[0]=1, HAOM[1:0]=01b	VDD=3V/5V, TA = 25℃	-1%	4.147	+1%	MHz
			VDD=3V/5V, TA = -40℃ ~ 85℃	-3%	4.147	+3%	MHz
			VDD=2.2V~5.5V, TA = 25℃	-3%	4.147	+3%	MHz
			VDD=2.2V~5.5V, TA = -40℃ ~ 85℃	-6%	4.147	+6%	MHz
		ENHAO[0]=1, HAOM[1:0]=10b	VDD=3V/5V, TA = 25℃	-1%	8.755	+1%	MHz
			VDD=3V/5V, TA = -40℃ ~ 85℃	-3%	8.755	+3%	MHz
			VDD=2.2V~5.5V, TA = 25℃	-4%	8.755	+4%	MHz
			VDD=2.2V~5.5V, TA = -40℃ ~ 85℃	-8%	8.755	+8%	MHz
		ENHAO[0]=1, HAOM[1:0]=11b	VDD=3.6V/5V, TA = 25℃	-1%	17.51	+1%	MHz
			VDD=3.6V/5V, TA = -40℃ ~ 85℃	-3%	17.51	+3%	MHz
			VDD=3.6V~5.5V, TA = 25℃	-2%	17.51	+2%	MHz
			VDD=3.6V~5.5V, TA = -40℃ ~ 85℃	-5%	17.51	+5%	MHz
LPO	Low Power Oscillator Frequency	VDD supply voltage be enable LPO VDD=2.2V~5.5V, TA = -40℃ ~ 85℃	-20%	14.5	+20%	KHz	

*1: “after trim” means that the frequency can be corrected more accurately through the programming of the chip, and although the HAO provides four frequencies, only one of the frequencies can be selected for the after trim during programming.




Figure 6.2-1 HAO vs. VDD




Figure 6.2-2 LPO vs. VDD




Figure 6.2-3 LPO vs. Temperature




Figure 6.2-4 HAO(1.843MHz) vs. Temperature




Figure 6.2-5 HAO(17.510MHz) vs. Temperature

6.3. Supply current into VDD excluding peripherals current

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, $\text{OSC_LPO} = 14.5\text{KHz}$, BOR2 OFF , $\text{OSC_CY} = \text{off}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{AM1}	Active mode 1	OSC_HAO = 17.510MHz, CPU_CK = 17.510MHz		1700	2500	μA
I_{AM3}	Active mode 3	OSC_HAO = 1.843MHz, CPU_CK = 1.843MHz		680	1000	μA
I_{AM4}	Active mode 4	OSC_HAO = 1.843MHz, CPU_CK = 1.843MHz/2		630	945	μA
I_{LP1}	Low Power 1	OSC_HAO=off, CPU_CK = LPO		490	735	μA
I_{LP2}	Low Power 2	OSC_HAO=off, CPU_CK = LPO, Idle state		0.5	2	μA
I_{LP3}	Low Power 3	OSC_HAO=off, CPU_CK = off, Sleep state		0.1	1	μA

OSC_CY : External Oscillator frequency.
OSC_HAO : Internal High Accuracy Oscillator frequency.
CPU_CK : CPU core work frequency.

$T_A = 25^\circ\text{C}$, $V_{DD} = 5.5\text{V}$, $\text{OSC_LPO} = 14.5\text{KHz}$, BOR2 OFF , $\text{OSC_CY} = \text{off}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{AM1}	Active mode 1	OSC_HAO = 17.510MHz, CPU_CK = 17.510MHz		2850	4200	μA
I_{AM3}	Active mode 3	OSC_HAO = 1.843MHz, CPU_CK = 1.843MHz		900	1350	μA
I_{AM4}	Active mode 4	OSC_HAO = 1.843MHz, CPU_CK = 1.843MHz/2		770	1155	μA
I_{LP1}	Low Power 1	OSC_HAO=off, CPU_CK = LPO		510	765	μA
I_{LP2}	Low Power 2	OSC_HAO=off, CPU_CK = LPO, Idle state		1.3	4	μA
I_{LP3}	Low Power 3	OSC_HAO=off, CPU_CK = off, Sleep state		0.3	2	μA

OSC_CY : External Oscillator frequency.
OSC_HAO : Internal High Accuracy Oscillator frequency.
CPU_CK : CPU core work frequency.




Figure 6.3-1 I_{AM1} vs. VDD




Figure 6.3-2 I_{AM3} vs. VDD




Figure 6.3-3 I_{AM4} vs. VDD




Figure 6.3-2 I_{LP1} vs. VDD




Figure 6.3-3 I_{LP2} vs. VDD




Figure 6.3-4 I_{LP3} vs. VDD




Figure 6.3-7 I_{LP3} vs. Temperature




Figure 6.3-8 I_{LP2} vs. Temperature

6.4. Port 1~3

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Input voltage and Schmitt trigger and leakage current and timing						
V_{IH}	High-Level input voltage				$0.7 \cdot V_{DD}$	V
V_{IL}	Low-Level input voltage		$0.3 \cdot V_{DD}$			
V_{hys}	Input Voltage hysteresis($V_{IH} - V_{IL}$)			$0.3 \cdot V_{DD}$		V
I_{LKG}	Leakage Current				0.1	μA
R_{PU}	Port pull high resistance		-25%	60	+25%	$\text{k}\Omega$
Output voltage and current and frequency						
V_{OH}	High-level output voltage	$V_{DD}=3\text{V}, I_{OH}=-10\text{mA}$,	$V_{DD}-0.5$			V
		$V_{DD}=5\text{V}, I_{OH}=-15\text{mA}$,	$V_{DD}-0.5$			
V_{OL}	Low-level output voltage	$V_{DD}=3\text{V}, I_{OL}=10\text{mA}$			$V_{SS}+0.4$	
		$V_{DD}=5\text{V}, I_{OL}=15\text{mA}$			$V_{SS}+0.4$	




Figure 6.4-1 V_{OH} vs. I_{OH}




Figure 6.4-2 V_{OL} vs. I_{OL}




Figure 6.4-3 V_{IH}/V_{IL} vs. V_{DD}




Figure 6.4-4 V_{IH}/V_{IL} vs. V_{DD}




Figure 6.4-5 V_{IH}/V_{IL} vs. V_{DD}

6.5. Reset(Brownout)

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BOR1	Pulse length needed to accepted reset internally, t_{d-LVR1}		2			μS
	V_{DD} Start Voltage to accepted reset internally ($L \rightarrow H$), V_{HYS1}		1.0	1.35	1.65	V
	BOR1 current, I_{BOR1}			0.1	0.5	μA
	Temperature Drift			15		%
BOR2	Pulse length needed to accepted reset internally, t_{d-LVR2}		2			μS
	V_{DD} Start Voltage to accepted reset internally ($L \rightarrow H$), V_{HYS2}	BOR_TH[2:0]=000b	-10%	1.73	+10%	V
		BOR_TH[2:0]=001b	-10%	2.0	+10%	
		BOR_TH[2:0]=010b	-10%	2.22	+10%	
		BOR_TH[2:0]=011b	-10%	2.5	+10%	
		BOR_TH[2:0]=100b	-10%	2.72	+10%	
		BOR_TH[2:0]=101b	-10%	3.0	+10%	
		BOR_TH[2:0]=110b	-10%	3.63	+10%	
		BOR_TH[2:0]=111b	-10%	4.0	+10%	
	V_{DD} Start Voltage to accepted reset internally ($H \rightarrow L$), V_{LVR2}	BOR_TH[2:0]=000b	-10%	1.67	+10%	
		BOR_TH[2:0]=001b	-10%	1.96	+10%	
		BOR_TH[2:0]=010b	-10%	2.17	+10%	
		BOR_TH[2:0]=011b	-10%	2.44	+10%	
		BOR_TH[2:0]=100b	-10%	2.69	+10%	
		BOR_TH[2:0]=101b	-10%	2.96	+10%	
		BOR_TH[2:0]=110b	-10%	3.58	+10%	
		BOR_TH[2:0]=111b	-10%	3.94	+10%	
	Hysteresis, $V_{HYS2-LVR2}$		25	60	90	mV
	BOR2 current, I_{BOR2}	$V_{DD}=3.3\text{V}$		8	12	μA
		$V_{DD}=5.5\text{V}$		10	15	μA
	Temperature Drift			3	5	%
RST	Pulse length needed as MCLR pin to accepted reset internally, t_{d-RST}		2			μS
	Input Voltage to accepted reset voltage			1.1		V
	Reset release voltage			2		V

BOR1/BOR2 : Brownout Reset 1/2
LVR : Low Voltage Reset of BOR
MCLR : External input Reset pin




Figure 6.5-1 BOR1 vs. Temperature




Figure 6.5-2 BOR2 vs. Temperature

6.6. Power System

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
VDDA	VDDA operation current, I _{VDDA}	I _L = 0mA	LDOC[2:0]=000b		20		uA
	Select VDDA output voltage	I _L = 0.1mA, VDD=5.5V	LDOC [2:0]=000b	-5%	2.4	+5%	V
			LDOC [2:0]=001b		2.6		
			LDOC [2:0]=010b		2.9		
			LDOC [2:0]=011b		3.3		
			LDOC [2:0]=100b		3.6		
			LDOC [2:0]=101b		4.0		
			LDOC [2:0]=110b		4.5		
			LDOC [2:0]=111b		5.0		
		I _L = 10mA, VDD=2.6V	LDOC [2:0]=000b	-6%	2.4	+5%	
Dropout voltage	I _L = 10mA, VDD=2.9V	LDOC [2:0]=010b		200		mV	
Temperature drift	I _L = 0.1mA, T _A =-40℃~85℃	LDOC [2:0]=000b		50		PPM/℃	
V _{DD} Voltage drift	LDOC [2:0]=000b	V _{DD} =2.2V~5.5V		±0.2		%/V	
REFO	operation current, I _{RERFO}	I _L = 10uA VDDA=2.4V, ENLDO[0]=1b, VDDA=2.6V, ENLDO[0]=1b,	ENREFO[0]=1b		50		uA
	output voltage, V _{REFO}		REFOS=00b	-5%	1.2	-5%	V
			REFOS=01b		2.0		
			REFOS=10b		2.4		
			REFOS=11b		3.0		
	Output voltage with Load	VDDA=2.4V, I _L = ±200uA		0.95		1.05	V _{REFO}
Temperature drift	T _A =-40℃~85℃			50		PPM/℃	
V _{DDA} Voltage drift				100		uV/V	
ACM	operation current, I _{ACM}	ENVCM[0]=1b			50		uA
	Internal ADC common mdoe voltage, V _{ACM}	ENVCM[0]=1b	VCMS[0]=0b, SELVIN[0]=0b		VDDA/2		
			VCMS[0]=0b, SELVIN[0]=0b		1.2		V
			VCMS[0]=1b,		REFO		
V12	operation current, I _{V12}	ENVCM[0]=1b			50		uA
	Internal V12 buffer voltage, V _{V12}	ENBGR[0]=1b, ENAD1[0]=1b,			1.2		V
VDDA : Adjust Voltage Regulator REFO : Analog common mode voltage ACM : Internal ADC common mdoe voltage V12 : Internal V12 buffer voltage							




Figure 6.6-1 VDDA(000b) vs. VDD




Figure 6.6-2 VDDA(010b) vs. VDD




Figure 6.6-3 VDDA(110b) vs. VDD




Figure 6.6-4 VDDA(000b) vs. Temperature




Figure 6.6-5 VDDA(010b) vs. Temperature




Figure 6.6-6 VDDA(110b) vs. Temperature




Figure 6.6-7 VDDA vs. Load current




Figure 6.6-8 REFO vs. Load current

6.7. Multi-Comparator

 $T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, unless otherwise noted.

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{MC}	Operation supply current	ENCMP[0]=1, CMPHS[0]=1b		5		μA
	Low Power Mode	ENCMP[0]=1, CMPHS [0]=0b		1		
V_{IC}	Common-mode input voltage		0		$V_{DD}-1$	V
V_{OS}	Offset voltage		-5		5	mV
V_{hys}	Input hysteresis		0	0.7	1.5	mV
V_{ref}	Reference Voltage	CPPS[1:0]=11b, VRSEL[0]=0b,	1.1	1.2	1.3	V
	Temperature Drift			50		ppm/ $^\circ\text{C}$
	VDD Voltage drift			± 2		%/V
V_{accy}	Reference Voltage	ENLDO[0]=1b, CPPS[1:0]=11b, VRSEL[0]=1b	1.15	1.2	1.25	V
	Temperature Drift			50		ppm/ $^\circ\text{C}$
	VDD Voltage drift			± 0.2		%/V
I_R	Multi-node resistor current	CPRL[0]=0b		10		μA
		CPRL[0]=1b		30		
LVD	ENLDO[0]=1b, CPPS[1:0]=11b, CPRH[1:0]=01b, CPRL[0]=0b	CPDA[4:0]=00011b	-5%	3.89	+5%	V
		CPDA[4:0]=00100b		3.73		
		CPDA[4:0]=00101b		3.58		
		CPDA[4:0]=00110b		3.44		
		CPDA[4:0]=00111b		3.31		
		CPDA[4:0]=01000b		3.19		
		CPDA[4:0]=01001b		3.08		
		CPDA[4:0]=01010b		2.98		
		CPDA[4:0]=01011b		2.88		
		CPDA[4:0]=01100b		2.79		
		CPDA[4:0]=01101b		2.71		
		CPDA[4:0]=01110b		2.63		
		CPDA[4:0]=01111b		2.55		
		CPDA[4:0]=10000b		2.48		
		CPDA[4:0]=10001b		2.42		
		CPDA[4:0]=10010b		2.35		
		CPDA[4:0]=10011b		2.29		
		CPDA[4:0]=10100b		2.24		
		CPDA[4:0]=10101b		2.18		
		CPDA[4:0]=10110b		2.13		
		CPDA[4:0]=10111b		2.08		
		CPDA[4:0]=11000b		2.03		
		CPDA[4:0]=11001b		1.99		
		CPDA[4:0]=11010b		1.94		
		CPDA[4:0]=11011b		1.90		
		CPDA[4:0]=11100b		1.86		
		CPDA[4:0]=11101b		1.82		
	CPDA[4:0]=00000b~00010b, and 11110b~11111b (reserved)			-		

LVD : Low Voltage Detect.

6.8. Rail to Rail OPAMP

$T_A = 25^\circ\text{C}$, $V_{DD3V} = 3.0\text{V}$, $V_{DDA}=2.4\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
VDDA	Power supply		2.4		5.5	V
V _{OUT}	Output range		0		VDDA	V
V _{IN}	Input common range		0		VDDA	V
I _{OPA}	OPAMP current			120		uA
I _{OPA_LOAD}	Output current loading (push or pull)	VDDA = 3.6V, 0.3V < Output voltage < VDDA-0.3V			1	mA
		VDDA = 2.4V, 0.3V < Output voltage < VDDA-0.3V			0.5	mA
C _{LOAD}	Max output capacitor load				1	nF
SR	Slew rate	Loading R=10K, C=100pF, 0.3V → VDDA-0.3V		0.6		V/us
UGB	Unit gain bandwidth	Loading C=100pF		1000		KHz
V _{OS}	Offset error	V _{in} = 1.2V	-5		+5	mV




Figure 6.8-1 R2ROPAMP Offset Temperature

6.9. 12-Bit Resistance Ladders

Typical values are at $T_A=25^\circ\text{C}$ and $V_{DD} = 3.0\text{V}$. Unless otherwise noted.

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
	Resolution	Monotonic		12		Bit
	Power Supply		2.4		VDDA	V
	Operation current			50		uA
V _{OUT}	Output range	Output is between V _{refp} and V _{refn}	0		VDDA	V
V _{REFP}	Positive reference voltage range	$V_{REFP} > V_{REFN}$	0		VDDA	V
V _{REFN}	Negative reference voltage range		0		VDDA	V
R _{ON}	12-Bit Resistance ladders. output switch	VDDA=2.4V, 0.5V < DACO < VDDA-0.5V			200	Ω
		VDDA=2.4V, DACO < 0.5V, DACO > VDDA-0.5V		10		Ω
R _{RSW}	Reference voltage switch	V _{REFP} = 2.2V, V _{REFN} = 0V, VDDA = 2.4V		15	30	Ω
R _{LADDER}	One LSB resistance ladder			200		Ω
INL	Integral linearity error	V _{refp} = 2.4V, V _{refn} = 0V			±3	LSB
DNL	Differential linearity error	V _{refp} = 2.4V, V _{refn} = 0V			±1	LSB
E _{OS}	Offset error	V _{refp} = 2.4V, V _{refn} = 0V			1	LSB
12-Bit Resistance Ladders.	(V _{in} Floating)	VDD=3.3V, VDDA=2.4V		0.1		uA




Figure 6.9-1 12-Bit Resistance DNL




Figure 6.9-2 12-Bit Resistance INL

6.10. SD18, Power Supply and recommended operating conditions

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, $V_{DDA} = 2.4\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{SD18}	Supply Voltage at V_{DDA}	ENLDO[0]=0	2.4		5.5	V
f_{SD18}	Modulator sample frequency, ADC_CK		125	1000	1200	KHz
	Over Sample Ratio, OSR		64		32768	
I_{SD18}	Operation supply current	ENAD1 [0]=1 GAIN =16, ADC_CK=500KHz		260		μA

6.11. SD18, performance

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, $V_{DDA} = 2.4\text{V}$, $V_{VR} = (V_{DDA} - V_{SS})/2$, GAIN=1, $f_{SD18} = 1000\text{KHz}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
INL	Integral Nonlinearity(INL)	$V_{DDA} = 2.4\text{V}$, $V_{VR} = V_{DDA}/2$, $\Delta SI = \pm 450\text{mV}$		± 0.003	± 0.01	%FSR
	No Missing Codes ³	ADC_CK=1000KHz, OSR[3:0]=0000b	23			Bits
G_{SD18}	Temperature drift Gain x16	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$		10		ppm/ $^\circ\text{C}$
E_{OS}	Offset error of Full Scale Rang input voltage range with Chopper	$\Delta AI = 0\text{V}$ $\Delta VR = 1.2\text{V}$ DCSET[3:0]=<0000 > * ΔAI is external short Gain Normalized	Gain=2		1	%FSR
	Offset temperature drift with chopper		GAIN=1	0.021		$\mu\text{V}/^\circ\text{C}$
			GAIN=2	0.026		
			GAIN=4	0.03		
			GAIN=16	0.45		
CM_{SD18}	Common-mode rejection	$V_{CM} = 0.7\text{V}$ to 1.7V , $V_{VR} = 1.0\text{V}$	$V_{SI} = 0\text{V}$, GAIN=1	90		dB
			$V_{SI} = 0\text{V}$, GAIN=16	75		dB
PSRR	DC power supply rejection	$V_{DDA} = 3.0\text{V}$, $\Delta V_{DDA} = \pm 100\text{mV}$, $V_{VR} = 1.0\text{V}$, $V_{SI} = 1.2\text{V}$, $V_{SL} = 1.2\text{V}$,	GAIN=1	75		dB
			GAIN=16			dB




Figure 6.11-1 ADC Offset drift with Temperature




Figure 6.11-2 VDD/10 drift with Temperature




Figure 6.11-3 ADC Gain drift with Temperature

6.12. SD18 Noise Performance

HY17M24 for $\Sigma\Delta$ ADC provide important input noise specifications. Table 6.12-1 lists typical noise specification sheet and Gain, Output rate, and the largest single-ended input voltage relationship. Test conditions were set at the external input signal is a short circuit, a reference voltage $V_{REF}=(V_{DDA}-V_{SS})/2=1.2V$, and 1024 records were sampled.

ENOB(RMS) with OSR/GAIN at A/D Clock=1MHz, VDD=3.6V, VDDA=2.4V, VREF=(VDDA-VSS)/2=1.2, Chopper Off														
Max. Vin(mV) =0.9*VREF ⁽¹⁾	OSR				64	128	256	512	1024	2048	4096	8196	16384	32768
	Output rate(Hz)													
	Gain	=	PGAGN	x	ADGN	15625	7813	3906	1953	977	488	244	122	61
± 2160	0.25	=	off	x	0.25	15.09	16.51	17.14	17.58	18.23	18.77	19.12	19.6	20
± 2160	0.5	=	off	x	0.5	14.17	16.41	17.09	17.45	18.09	18.75	19.04	19.46	19.93
± 1080	1	=	off	x	1	13.31	16.33	17.1	17.39	17.96	18.43	18.91	19.31	19.89
± 540	2	=	off	x	2	13.88	16.14	16.91	17.19	17.71	18.11	18.57	19.03	19.61
± 270	4	=	off	x	4	14.48	15.85	16.52	16.84	17.38	17.64	18.01	18.45	19.25
± 135	8	=	off	x	8	10.75	15.56	16.11	16.16	16.55	16.8	17.18	17.69	18.63
± 68	16	=	off	x	16	9.77	15.01	15.41	15.16	15.75	16.04	16.28	16.72	17.91

(1) Max. Vin(mV) is the max. input voltage of single end to ground(VSS).

RMS Noise(uV) with OSR/GAIN at A/D Clock=1MHz, VDD=3.6V, VDDA=2.4V, VREF=(VDDA-VSS)/2=1.2, Chopper Off														
Max. Vin(mV) =0.9*VREF ⁽¹⁾	OSR				64	128	256	512	1024	2048	4096	8192	16384	32768
	Output rate(Hz)													
	Gain	=	PGAGN	x	ADGN	15625	7813	3906	1953	977	488	244	122	61
± 2160	0.25	=	off	x	0.25	274.44	102.81	66.21	48.94	31.23	21.45	16.83	12.07	9.10
± 2160	0.5	=	off	x	0.5	259.22	54.92	34.26	26.74	17.15	10.88	8.89	6.64	4.78
± 1080	1	=	off	x	1	235.84	29.07	17.00	13.89	9.40	6.76	4.86	3.68	2.46
± 540	2	=	off	x	2	79.17	16.58	9.72	7.97	5.57	4.22	3.08	2.23	1.49
± 270	4	=	off	x	4	26.11	10.14	6.36	5.09	3.50	2.93	2.26	1.67	0.96
± 135	8	=	off	x	8	173.09	6.19	4.23	4.10	3.12	2.62	2.01	1.41	0.74
± 68	16	=	off	x	16	170.67	4.54	3.42	4.08	2.70	2.22	1.88	1.39	0.61

(1) Max. Vin(mV) is the max. input voltage of single end to ground(VSS).

Table 6.12-1(a) SD18 ENOB and RMS Noise Table

ENOB(RMS) with OSR/GAIN at A/D Clock=1MHz, VDD=3.6V, VDDA=2.4V, VREF=(VDDA-VSS)/2=1.2, Chopper On														
Max. Vin(mV) =0.9*VREF ⁽¹⁾	OSR				64	128	256	512	1024	2048	4096	8196	16384	32768
	Output rate(Hz)													
	Gain	=	PGAGN	x	ADGN	5208	2604	1302	651	326	163	122	61	31
± 2160	0.25	=	off	x	0.25	15.59	17.06	17.79	18.15	18.72	19.25	19.54	20.07	20.65
± 2160	0.5	=	off	x	0.5	15.69	16.99	17.62	18.09	18.75	19.22	19.49	19.94	20.54
± 1080	1	=	off	x	1	15.66	16.96	17.56	18.04	18.5	19.05	19.45	19.88	20.47
± 540	2	=	off	x	2	15.56	16.74	17.31	17.79	18.35	18.73	18.99	19.66	20.24
± 270	4	=	off	x	4	15.46	16.27	17.04	17.55	17.98	18.21	18.32	19.18	19.84
± 135	8	=	off	x	8	15.14	15.54	16.6	16.9	17.3	17.38	17.57	18.51	19.45
± 68	16	=	off	x	16	14.97	14.61	15.99	16.12	16.45	16.45	16.47	17.6	19.08

(1) Max. Vin(mV) is the max. input voltage of single end to ground(VSS).

RMS Noise(uV) with OSR/GAIN at A/D Clock=1MHz, VDD=3.6V, VDDA=2.4V, VREF=(VDDA-VSS)/2=1.2, Chopper On														
Max. Vin(mV) =0.9*VREF ⁽¹⁾	OSR				64	128	256	512	1024	2048	4096	8196	16384	32768
	Output rate(Hz)													
	Gain	=	PGAGN	x	ADGN	5208	2604	1302	651	326	163	122	61	31
± 2160	0.25	=	off	x	0.25	193.97	69.95	42.35	33.01	22.14	15.30	12.56	8.71	5.83
± 2160	0.5	=	off	x	0.5	90.61	36.72	23.72	17.17	10.85	7.81	6.49	4.74	3.13
± 1080	1	=	off	x	1	46.17	18.70	12.34	8.88	6.45	4.41	3.34	2.49	1.64
± 540	2	=	off	x	2	24.74	10.93	7.34	5.28	3.59	2.75	2.29	1.44	0.97
± 270	4	=	off	x	4	13.28	7.58	4.43	3.12	2.31	1.97	1.82	1.01	0.64
± 135	8	=	off	x	8	8.31	6.27	3.00	2.44	1.85	1.75	1.54	0.80	0.42
± 68	16	=	off	x	16	4.67	5.98	2.29	2.10	1.67	1.67	1.65	0.75	0.27

(1) Max. Vin(mV) is the max. input voltage of single end to ground(VSS).

Table 6.12-1(b) SD18 ENOB and RMS Noise Table

The RMS Noise are referred to the input. The Effective Number of Bits (ENOB(RMS Bit)) is defined as:

$$\text{ENOB(RMS)} = \frac{\ln\left(\frac{\text{FSR}}{\text{RMS Noise}}\right)}{\ln(2)}$$

$$\text{RMS Noise} = \frac{\left(2 \times \text{VREF} \times \sqrt{\sum_{k=1}^{1024} (\text{ADO}[k] - \text{Average})^2}\right)}{2^{23}}$$

Where FSR (Full - Scale Range) = $2 \times \text{VREF}/\text{Gain}$.

$$\text{Average} = \frac{\sum_{k=1}^{1024} (\text{ADO}[k])}{1024}$$

6.13. SD18 ,Temperature Sensor

 $T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, $V_{DDA} = 2.4\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
TC_S	Sensor temperature drift			173		$\mu\text{V}/^\circ\text{C}$
KT	Absolute Temperature Scale 0°K			-277		$^\circ\text{C}$
TC_{ERR}	One point calibrate error temperature	Calibration at 25°C of $-40^\circ\text{C} \sim 85^\circ\text{C}$		± 2		$^\circ\text{C}$




Figure 6.13-1 ADC Temperature Error

6.14. MTP Memory

 $T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Main MTP Program Memory/ Build-In EEPROM Data Memory						
V_{DD}	Read/Write/Program/Erase Memory Operation supply Voltage		2.75		5.5	V
I_{BIEE}	Read/Write/Program/Erase Memory Operation supply Current				22	mA
T_{DART}	Data retention time		10			Years
C_{MAIN}	Endurance cycles at main MTP block		100			Cycles
C_{EEPROM}	Endurance cycles at 32 bytes EEPROM block		3			k Cycles

7. Ordering Information

Device No. ¹	Package Type	Pins	Package Drawing		Code No. ²	Shipment Packing Type	Unit Q'ty	Material Composition	MSL3
HY17M24-ES28	SSOP	28	E	S28	000	Tube	50	Green ⁴	MSL-3
HY17M24-ES28	SSOP	28	E	S28	000	Tape & Reel	3000	Green ⁴	MSL-3
HY17M24-N024	QFN	24	N	024	000	Tape & Reel	3000	Green ⁴	MSL-3
HY17M24-ES24	SSOP	24	E	S24	000	Tube	58	Green ⁴	MSL-3
HY17M24-ES24	SSOP	24	E	S24	000	Tape & Reel	3000	Green ⁴	MSL-3
HY17M24-S016	SOP	16	S	016	000	Tube	50	Green ⁴	MSL-3
HY17M24-S016	SOP	16	S	016	000	Tape & Reel	2500	Green ⁴	MSL-3

¹ Device No.: Model No. – Package Type Description – Code (Blank Code/ Standard/Customized Programming Code)

Ex: You request blank code in SSOP28 package. The device No. will be HY17M24-ES28. and please clearly indicate the shipment packing type when placing orders.

Ex: Your customized programming code is 005 and you require products in SSOP28 package. The device No. will be HY17M24-ES28-005. and please clearly indicate the shipment packing type when placing orders.

Ex: You request blank code in SSOP24 package. The device No. will be HY17M24-ES24. and please clearly indicate the shipment packing type when placing orders.

Ex: Your customized programming code is 009 and you require products in SSOP24 package. The device No. will be HY17M24-ES24-009. and please clearly indicate the shipment packing type when placing orders.

Ex: You request blank code in SOP16 package. The device No. will be HY17M24-S016. and please clearly indicate the shipment packing type when placing orders.

Ex: Your customized programming code is 003 and you require products in SOP16 package. The device No. will be HY17M24-S016-003. and please clearly indicate the shipment packing type when placing orders.

² Code

“001”~ “999” is standard or customized programming code. Blank code does not have these numbers.

³ MSL:

The Moisture Sensitivity Level ranking conforms to IPC/JEDEC J-STD-020 industry standard categorization. The products are processed, packed, transported and used with reference to IPC/JEDEC J-STD-033.


⁴ Green (RoHS & no Cl/Br):

HYCON products are Green products that compliant with RoHS directive and are Halogen free (Br<900ppm or Cl<900ppm or (Br+Cl)<1500ppm) °

8. Packaging Information

8.1. SSOP28(ES28)

8.1.1. Package Dimensions SSOP28(150mil)



SYMBOLS	MIN	NOM	MAX
A	1.34	1.63	1.75
A1	0.10	0.15	0.25
A2	-	-	1.50
b	0.20	-	0.30
c	0.18	-	0.25
D	9.80	9.91	10.01
E1	3.81	3.91	3.99
E	5.79	5.99	6.20
L	0.41	0.64	1.27
e	0.635 BASIC		
θ°	0	-	8

Note:


1. All dimensions refer to JEDEC OUTLINE MO-137.
2. Do not include Mold Flash or Protrusions.
3. Unit: mm.

HY17M24

8-bit RISC-like Mixed Signal Microcontrollers with
Embedded High Resolution $\Sigma\Delta$ ADC

8.1.2. Tube Dimensions SSOP28(150mil)

Unit : mm




SYMBOLS	A	B	C
Spec.	529.6±1.0	8.001±0.127	3.937±0.127


8.1.3. Tape & Reel Information

8.1.3.1. Reel Dimensions

Unit: mm




8.1.3.2. Carrier Tape Dimensions



SYMBOLS	Reel Dimensions		Carrier Tape Dimensions									
	A	W1	A0	B0	K0	P0	P1	P2	E	F	D0	W
Spec.	330	16.5	6.50	10.30	2.10	4.00	8.00	2.00	1.75	7.50	1.50	16.00
Tolerance	+6/-3	+1.5/-0	±0.10	±0.10	±0.10	±0.10	±0.10	±0.05	±0.10	±0.10	+0.1/-0	±0.30


Note: 10 Sprocket hole pitch cumulative tolerance is ± 0.20 mm.

8.1.3.3. Pin1 direction



8.2. QFN24(N024)

8.2.1. Package Dimensions QFN24(4x4x0.75)




SYMBOLS	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.20 REF.		
b	0.18	0.25	0.30
D	3.90	4.00	4.10
E	3.90	4.00	4.10
D2	2.60	2.70	2.80
E2	2.60	2.70	2.80
L	0.35	0.40	0.45
e	0.50 BASIC		

Note:

1. All dimensions refer to JEDEC OUTLINE MO-220.
2. Do not include Mold Flash or Protrusions.
3. Unit: mm.
4. https://www.hycontek.com/hy_mcu/QFN_DFN_PCB_EN.pdf

8.2.2. Land Pattern Design Recommendations




Note:

1. Publication IPC-7351 is recommended for alternate designs.
2. https://www.hycontek.com/hy_mcu/QFN_DFN_PCB_EN.pdf
3. Unit: mm.


8.2.3. Tape & Reel Information

8.2.3.1. Reel Dimensions

Unit: mm




8.2.3.2. Carrier Tape Dimensions



SYMBOLS	Reel Dimensions		Carrier Tape Dimensions									
	A	W1	A0	B0	K0	P0	P1	P2	E	F	D0	W
Spec.	330	12.5	4.35	4.35	1.10	4.00	8.00	2.00	1.75	5.50	1.50	12.00
Tolerance	+6/-3	+1.5/-0	±0.10	±0.10	±0.10	±0.10	±0.10	±0.05	±0.10	±0.05	+0.1/-0	±0.30

Note: 10 Sprocket hole pitch cumulative tolerance is ± 0.20 mm.

8.2.3.3. Pin1 direction






HY17M24

8-bit RISC-like Mixed Signal Microcontrollers with
Embedded High Resolution $\Sigma\Delta$ ADC

8.3. SSOP24(ES24)

8.3.1. Package Dimensions SSOP24(150mil)




SYMBOLS	MIN	NOM	MAX
A	1.34	1.63	1.75
A1	0.10	0.15	0.25
A2	-	-	1.50
b	0.20	-	0.30
c	0.18	-	0.25
D	8.55	8.66	8.74
E1	3.81	3.91	3.99
E	5.79	5.99	6.20
L	0.41	0.64	1.27
e	0.635 BASIC		
θ°	0	-	8

Note:

1. All dimensions refer to JEDEC OUTLINE MS-137.
2. Do not include Mold Flash or Protrusions.
3. Unit: mm.

8.3.2. Tube Dimensions SSOP24(150mil)

Unit : mm




SYMBOLS	A	B	C
Spec.	529.6±1.0	8.001±0.127	3.937±0.127


8.3.3. Tape & Reel Information

8.3.3.1. Reel Dimensions

Unit: mm




8.3.3.2. Carrier Tape Dimensions



SYMBOLS	Reel Dimensions		Carrier Tape Dimensions									
	A	W1	A0	B0	K0	P0	P1	P2	E	F	D0	W
Spec.	330	16.5	6.50	9.50	2.10	4.00	8.00	2.00	1.75	7.50	1.50	16.00
Tolerance	+6/-3	+1.5/-0	±0.10	±0.10	±0.10	±0.10	±0.10	±0.05	±0.10	±0.10	+0.1/-0	±0.30


Note: 10 Sprocket hole pitch cumulative tolerance is ± 0.20 mm.

8.3.3.3. Pin1 direction



8.4. SOP16(S016)

8.4.1. Package Dimensions SOP16(150mil)




SYMBOLS	MIN	NOM	MAX
A	-	-	1.75
A1	0.10	-	0.25
b	0.31	-	0.51
c	0.10	-	0.25
D	9.90 BASIC		
E1	3.90 BASIC		
E	6.00 BASIC		
L	0.40	-	1.27
e	1.27 BASIC		
θ	0	-	8

Note:

1. All dimensions refer to JEDEC OUTLINE MS-012.
2. Do not include Mold Flash or Protrusions.
3. Unit: mm.

8.4.2. Tube Dimensions SOP16(150mil)

Unit : mm



Type 1:

SYMBOLS	A	B	C
Spec.	521.0±1.0	7.747±0.15	3.810±0.15


Type 2:

SYMBOLS	A	B	C
Spec.	521.0±1.0	7.874 REF.	3.810 REF.


8.4.3. Tape & Reel Information

8.4.3.1. Reel Dimensions-Type1

Unit : mm




8.4.3.2. Carrier Tape Dimensions



SYMBOLS	Reel Dimensions		Carrier Tape Dimensions									
	A	W1	A0	B0	K0	P0	P1	P2	E	F	D0	W
Spec.	330	16.5	6.50	10.30	2.10	4.00	8.00	2.00	1.75	7.50	1.50	16.00
Tolerance	+6/-3	+1.5/-0	±0.10	±0.10	±0.10	±0.10	±0.10	±0.05	±0.10	±0.10	+0.1/-0	±0.30

8.4.3.3. Pin1 direction



9. Revision Record

Major differences are stated thereafter.

Version	Page	Date	Revision Summary
V01	All	2019/09/20	First edition
V02	27-29	2020/05/08	Revise register list
V03	6、30 20 42	2021/09/30	1. Modify the minimum voltage of the digital circuit 2. Modify the figure 4-6, figure 4-7 3. Modify the SD18 ENOB and RMS Noise Table
V04	All	2022/04/08	1. LPO center value specification corrected to 14.5kHz(+/-20%). 2. Modify MCLR's Reset releave voltage from 1.6V to 2V. 3. The upper and lower limits of the BOR2 specifictaion are corrected to +/-10%. 4. Revise table 5-1~5-2 reigster list. 5. REFO output with load specification corrected to 0.95~1.05V. 6. Ordering information, modify the package drawing HY17M24-ES24 and HY17M24-ES28, remove Die information.
V05	6 9 34	2022/12/08	1. Add the function list and remove the block diagram 2. V _{OH} minimum voltage corrected to VDD-0.5 V 3. Modify the title and content of chapter 6.14
V06	All	2023/01/31	1. Modify the Write/Erase cycle times of MTP/EEPROM. Before the modification, the number of MTP the Write/Erase cycle times is 1K times. After the modification, the number of MTP the Write/Erase cycle times is 100 times. Before the modification, the number of EEPROM the Write/Erase cycle times is 30K times. After the modification, the number of EEPROM the Write/Erase cycle times is 3K times. 2. Modify the current Typ. value of BOR1 to 0.1uA. 3. Modify the temperature drift Typ. value of BOR1 to 15%