



HY16F196B

HY16F197B

HY16F198B

規格書

高精密混合信號處理控制器

4X36 ~ 6X34 LCD Driver

32-bit 低功耗微控制器

21-bit ENOB $\Sigma\Delta$ ADC

64KB Flash ROM

目錄

1. 特性	6
2. 管腳名稱定義	8
2.1. HY16F198B 系列管腳圖	8
2.2. HY16F197B 系列管腳圖	12
2.3. HY16F196B 系列管腳圖	14
2.4. 引腳功能描述	16
2.5. 封裝片標記訊息	29
3. 應用電路	30
3.1. 橋式傳感器應用電路	30
3.2. 血壓傳感器應用電路	31
3.3. 電化學傳感器應用電路	32
3.4. 觸控按鍵應用電路	33
3.5. 三合一血糖計應用電路	34
4. 功能概述	35
4.1. 內部框圖	35
4.2. 中央處理器核心方框圖	36
4.3. 相關的支援文檔	36
4.4. 時鐘系統網絡	37
4.5. 電源系統網絡	38
4.6. 24-bit Σ ADC 網絡	39
4.7. 軌對軌運算放大器 OPAMP 網絡	40

4.8.	8-bit Resistance Ladder 網絡	41
4.9.	多功能比較器 CMP 網絡.....	42
4.10.	看門狗(WDT)網絡.....	43
4.11.	定時計數器 A 網絡	44
4.12.	定時計數器 B 網絡.....	45
4.13.	定時計數器 C 網絡.....	46
4.14.	定時計數器 B2 網絡.....	47
4.15.	32-bit SPI 網絡	48
4.16.	UART 網絡.....	49
4.17.	I2C 網絡.....	50
4.18.	硬體時鐘 RTC 網絡	50
4.19.	LCD 網路.....	51
5.	ELECTRICAL CHARACTERISTICS	52
5.1.	Recommended Operating Conditions.....	52
5.2.	Clock System	55
5.3.	Power Management System.....	57
5.4.	Charge Pump System.....	59
5.5.	Reset Management System.....	60
5.6.	GPIO Port System.....	61
5.7.	Σ ADC ENOB and RMS Noise	62
5.8.	ADC Management System	64
5.9.	Internal Temperature Sensor.....	66
5.10.	8-Bit Resistance Ladders.....	67

5.11.	OPAMP Management System	69
5.12.	CMP Management System	70
5.13.	LCD System	71
6.	訂貨資訊	72
7.	封裝尺寸資訊	73
7.1.	LQFP100 封裝圖	73
7.2.	LQFP64 封裝圖	74
7.3.	LQFP80 封裝圖	75
7.4.	QFN88(Type1)封裝圖.....	76
7.5.	QFN88(Type2)封裝圖.....	78
7.6.	QFN68 封裝圖	80
8.	修改記錄	82

注意：

- 1、本說明書中的內容，隨著產品的改進，有可能不經過預告而更改。請客戶及時到本公司網站下載更新 <http://www.hycontek.com>。
- 2、本規格書中的圖形、應用電路等，因第三方工業所有權引發的問題，本公司不承擔其責任。
- 3、本產品在單獨應用的情況下，本公司保證它的性能、典型應用和功能符合說明書中的條件。當使用在客戶的產品或設備中，以上條件我們不作保證，建議客戶做充分的評估和測試。
- 4、請注意輸入電壓、輸出電壓、負載電流的使用條件，使 IC 內的功耗不超過封裝的容許功耗。對於客戶在超出說明書中規定額定值使用產品，即使是瞬間的使用，由此所造成的損失，本公司不承擔任何責任。
- 5、本產品雖內置防靜電保護電路，但請不要施加超過保護電路性能的過大靜電。
- 6、本規格書中的產品，未經書面許可，不可使用在要求高可靠性的電路中。例如健康醫療器械、防災器械、車輛器械、車載器械及航空器械等對人體產生影響的器械或裝置，不得作為其部件使用。
- 7、本公司一直致力於提高產品的品質和可靠度，但所有的半導體產品都有一定的失效概率，這些失效概率可能會導致一些人身事故、火災事故等。當設計產品時，請充分留意冗餘設計並採用安全指標，這樣可以避免事故的發生。
- 8、本規格書中內容，未經本公司許可，嚴禁用於其他目的之轉載或複製。

1. 特性

數字量

- 32-bit 1T Andes Core N801 內核
- 支援 C 開發環境指令集
- 寬工作電壓 2.2V to 3.6V.
- 工作溫度-40 to 85°C
- 低功耗:
 - 運行模式: 0.6mA@CPU_CK:2MHz/2
 - 待機模式:5uA@LSRC=35KHz
 - 休眠模式:Typ.2.5uA
- 64KB Flash ROM
 - Write/Erase 的週期次數為 : 20,000 次
 - Write/Read/Erase 的操作電壓為 : 2.7V ~ 3.6V
- 待機模式:5uA@LSRC=35KHz
- 8KB SRAM
- 16-bit Timer A, Timer B(X2), Timer C
- 16-bit PWM 控制器及訊號捕抓功能
- 硬體實現 I2C/32-bit SPI/UART(X2) 通訊介面
- 硬體實現時鐘 RTC
- 32 個可編程複用型 I/O
 - 16 個通用型數位輸出入埠
 - 16 個可選擇 LCD 埠或數位輸出入埠
- 4x36 ~ 6x34 LCD 液晶驅動器
 - 1/3、1/4、1/5、1/6 Duty 及 1/3 Bias 選擇
 - 支援 R Type 驅動方式

- 內建 Charge Pump 穩壓線路 · 提供 4 段 VLCD 偏壓 · 3.3V, 3.0V, 2.8V, or 2.6V 可透過校正函數提供 5 段 VLCD 偏壓

模擬量

- 內建低雜訊 24-bit 提供供 V
 - 輸入參考雜訊低至 65nVrms
 - 轉換率高達 10KSPS
 - 輸入放大倍率高達 128
 - 工作電壓為 2.4V to 3.6V
- 外部高速晶震頻率高達 16MHz
- 外部低速晶震低至 32768Hz
- 內建 RC 高速震盪器頻率高達 16MHz
- 內建 RC 低速震盪器頻率低至 35KHz
- 電源模塊
 - 電荷泵升壓穩壓電源(CP_O)
 - 內建四段可調整穩壓電源(VDDA)
 - 1.2V 帶隙參考電壓(REFO)
- 8-BIT 可編程數位電阻器
 - 可編程電阻分壓計
 - 電阻保證單調性
- 軌對軌運算放大器 OPAMP
 - CMOS 輸入 · 1MHz 增益帶寬
 - 可用作比較器
- 多功能比較器 Comparator
 - 支持觸控按鍵測量
 - 低電壓檢測電路

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver



Part No.	Flash ROM (kb)	SRAM (kb)	ΣΔADC VIN Ch.	I/O	Touch Key (Ch.)	LCD		Charge pump	ISP Mode	Package	Others: (All the products have the same IP)
						COM	SEG				
HY16F196B-L064	16	2	8	20+22	6	4~6	24~22	Y	Y	LQFP64	Analog Parts: One hardware RTC and calendar. One 8-bit resistance ladders for DAC. One rail-to-rail OPAMP. One multi-function comparator. One built-in temperature sensor. Digital Parts: One 32-bit programmable SPI One IIC(master and slave mode.) Two enhanced UART Four channels PWM function,
HY16F196B-N068	16	2	8	20+26	6	4~6	28~26	Y	Y	QFN68	
HY16F197B-L064	32	4	5	20+24	6	4~6	26~24	Y	Y	LQFP64	
HY16F197B-N068	32	4	5	20+28	6	4~6	30~28	Y	Y	QFN68	
HY16F198B-L064	64	8	6	24+24	8	4~6	26~24	N	Y	LQFP64	
HY16F198B-L080	64	8	8	24+34	8	4~6	36~34	Y	Y	LQFP80	
HY16F198B-N088	64	8	8	24+34	8	4~6	36~34	Y	Y	QFN88	
HY16F198B-L100	64	8	8	24+34	8	4~6	36~34	Y	Y	LQFP100	

2. 管腳名稱定義

2.1. HY16F198B 系列管腳圖




圖 2-1-1 HY16F198B LQFP 100 管腳圖

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver





圖 2-1-2 HY16F198B QFN88 管腳圖

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver



2-1-3 HY16F198B LQFP80 管腳圖

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver




圖 2-1-4 HY16F198B LQFP64 管腳圖

2.2. HY16F197B 系列管腳圖




圖 2-2-1 HY16F197B LQFP 64 管腳圖

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver




圖 2-2-2 HY16F197B QFN 68 管腳圖

2.3. HY16F196B 系列管腳圖




圖 2-3-1 HY16F196B LQFP64 管腳圖

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver




圖 2-3-2 HY16F196B QFN 68 管腳圖

2.4. 引腳功能描述

2.4.1. HY16F19xB 系列引腳定義

類型定義：I = 數字輸入; O = 數字輸出; OD = 開漏輸出; AI = 模擬輸入; AO = 模擬輸出; P = 電源連接端。

引腳	HY16F198B-L100	HY16F198B-N088	HY16F198B-L080	HY16F198B-L064	HY16F197B-N068	HY16F197B-L064	HY16F196B-N068	HY16F196B-L064	類型	名稱	描述
ECK	1	4	3	1	2	64	2	64	DIO	ECK	開發調試通訊口(EDM)時鐘線引腳, 100K Resistance to VSS.
EDIO	2	5	4	2	3	1	3	1	DIO	EDIO	開發調試通訊口(EDM)數據線輸入/輸出引腳, 100K Resistance to VSS.
RESET	4	6	5	3	4	2	4	2	DI	RESET	復位引腳(低電位有效), 100K Resistance to VDD3V, 100nF Cap to VSS.
VDD3V	8	7	6	4	5	3	5	3	PI	VDD3V	晶片工作電源電壓輸入引腳, 10uF Cap to VSS.
CP_O	9	8	7	-	6	4	6	4	PO	CP_O	電荷泵升壓輸出引腳·輸出 3.3V, 10uF Cap to VSS.
CH	10	9	8	-	7	5	7	5	PIO	CH	電荷泵升壓電路輸入電容高電位接入引腳, 1uF Cap to CL
CL	11	10	9	-	8	6	8	6	PIO	CL	電荷泵升壓電路輸入電容低電位接入引腳, 1uF Cap to CH
CP_I	12	11	10	-	9	7	9	7	PI	CP_I	電荷泵升壓電路輸入電壓引腳, 10uF Cap to VSS.
PT2.7	15	12	11	5	10	8	10	8	IO XO I O O I I IO	PT2.7 HS_XOUT INT2.7 PWM3_4 MOSI_4 RX2_4 TCI2_8 SDA_8	通用數字輸入/輸出引腳 外部高速晶震 2~16MHZ 輸出引腳 外部中斷源 INT2.7 輸入引腳 TimerB2, PWM3_4 輸出引腳 SPI 通訊數據線引腳 MOSI_4(主機輸出·從機輸入) EUART2 通訊接收線引腳 RX2_4 捕捉比較器輸入源引腳 TCI2_8 I2C 通訊數據線引腳 SDA_8
PT2.6	16	13	12	6	11	9	11	9	IO	PT2.6	通用數字輸入/輸出引腳

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver



引腳	HY16F198B-L100	HY16F198B-N088	HY16F198B-L080	HY16F198B-L064	HY16F197B-N068	HY16F197B-L064	HY16F196B-N068	HY16F196B-L064	類型	名稱	描述
									XI	HS_XIN	外部高速晶震 2~16MHZ 輸入引腳
									I	INT2.6	外部中斷源 INT2.6 輸入引腳
									O	PWM2_4	TimerB2, PWM2_4 輸出引腳
									I	MISO_4	SPI 通訊數據線引腳 MISO_4(主機
									IO	TX2_4	輸入·從機輸出)
									I	TC1_8	EUART2 通訊發送線引腳 TX2_4
									IO	SCL_8	捕捉比較器輸入源引腳 TC1_8 I2C 通訊時鐘線引腳 SCL_8
PT2.5	17	14	13	7	12	10	12	10	IO	PT2.5	通用數字輸入/輸出引腳
									XI	LS_XIN	外部低速晶震 32768HZ 輸入引腳
									I	INT2.5	外部中斷源 INT2.5 輸入引腳
									O	PWM1_4	TimerB, PWM1_4 輸出引腳
									I	CK_4	SPI 通訊時鐘線引腳 CK_4
									I	RX_4	EUART 通訊接收線引腳 RX_4
									I	TCI2_7	捕捉比較器輸入源引腳 TCI2_7
									IO	SDA_7	I2C 通訊數據線引腳 SDA_7
PT2.4	18	15	14	8	13	11	13	11	IO	PT2.4	通用數字輸入/輸出引腳
									XO	LS_XOUT	外部低速晶震 32768HZ 輸出引腳
									I	INT2.4	外部中斷源 INT2.4 輸入引腳
									O	PWM0_4	TimerB, PWM0_4 輸出引腳
									I	CS_4	SPI 通訊使能引腳 CS_4
									IO	TX_4	EUART 通訊發送線引腳 TX_4
									I	TCI1_7	捕捉比較器輸入源引腳 TCI1_7
									IO	SCL_7	I2C 通訊時鐘線引腳 SCL_7
PT2.3	19	16	15	9	-	-	-	-	IO	PT2.3	通用數字輸入/輸出引腳
									I	INT2.3	外部中斷源 INT2.3 輸入引腳
									O	PWM3_3	TimerB2, PWM3_3 輸出引腳
									O	MOSI_3	SPI 通訊數據線引腳 MOSI_3(主從
											機輸出·從機輸入)
									I	RX2_3	EUART2 通訊接收線引腳 RX2_3
									I	TCI2_6	捕捉比較器輸入源引腳 TCI2_6
									IO	SDA_6	I2C 通訊數據線引腳 SDA_6
									AI	CL8	觸控按鍵輸入引腳 CL8

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver



引腳	HY16F198B-L100	HY16F198B-N088	HY16F198B-L080	HY16F198B-L064	HY16F197B-N068	HY16F197B-L064	HY16F196B-N068	HY16F196B-L064	類型	名稱	描述
PT2.2	20	17	16	10	-	-	-	-	IO I O I IO I IO AI	PT2.2 INT2.2 PWM2_3 MISO_3 TX2_3 TC1_6 SCL_6 CL7	通用數字輸入/輸出引腳 外部中斷源 INT2.2 輸入引腳 TimerB2, PWM2_3 輸出引腳 SPI 通訊數據線引腳 MISO_3(主機輸入·從機輸出) EUART2 通訊發送線引腳 TX2_3 捕捉比較器輸入源引腳 TC1_6 I2C 通訊時鐘線引腳 SCL_6 觸控按鍵輸入引腳 CL7
PT2.1	21	18	17	11	14	12	14	12	IO I O I I I IO AI	PT2.1 INT2.1 PWM1_3 CK_3 RX_3 TCI2_5 SDA_5 CL6	通用數字輸入/輸出引腳 外部中斷源 INT2.1 輸入引腳 TimerB, PWM1_3 輸出引腳 SPI 通訊時鐘線引腳 CK_3 EUART 通訊接收線引腳 RX_3 捕捉比較器輸入源引腳 TCI2_5 I2C 通訊數據線引腳 SDA_5 觸控按鍵輸入引腳 CL6
PT2.0	22	19	18	12	15	13	15	13	IO I O I IO I IO AI	PT2.0 INT2.0 PWM0_3 CS_3 TX_3 TCI1_5 SCL_5 CL5	通用數字輸入/輸出引腳 外部中斷源 INT2.0 輸入引腳 TimerB, PWM0_3 輸出引腳 SPI 通訊使能引腳 CS_3 EUART 通訊發送線引腳 TX_3 捕捉比較器輸入源引腳 TCI1_5 I2C 通訊時鐘線引腳 SCL_5 觸控按鍵輸入引腳 CL5
VDD18	23	20	19	13	16	14	16	14	PI	VDD18	數字電源電壓引腳·輸出 1.8V, 1uF Cap to VSS
PT1.7	24	21	20	14	17	15	17	15	IO AO I O O I	PT1.7 CMPO INT1.7 PWM3_2 MOSI_2 RX2_2	通用數字輸入/輸出引腳 比較器比較結果輸出引腳(數位) 外部中斷源 INT1.7 輸入引腳 TimerB2, PWM3_2 輸出引腳 SPI 通訊數據線引腳 MOSI_2(主機輸出·從機輸入)

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver



引腳	HY16F198B-L100	HY16F198B-N088	HY16F198B-L080	HY16F198B-L064	HY16F197B-N068	HY16F197B-L064	HY16F196B-N068	HY16F196B-L064	類型	名稱	描述
									I IO	TCI2_4 SDA_4	EUART2 通訊接收線引腳 RX2_2 捕捉比較器輸入源引腳 TCI2_4 I2C 通訊數據線引腳 SDA_4
PT1.6	26	24	21	15	18	16	18	16	IO I O I IO I IO AI	PT1.6 INT1.6 PWM2_2 MISO_2 TX2_2 TCI1_4 SCL_4 CL4	通用數字輸入/輸出引腳 外部中斷源 INT1.6 輸入引腳 TimerB2, PWM2_2 輸出引腳 SPI 通訊數據線引腳 MISO_2 (主機 輸入·從機輸出) EUART2 通訊發送線引腳 TX2_2 捕捉比較器輸入源引腳 TCI1_4 I2C 通訊時鐘線引腳 SCL_4 觸控按鍵輸入引腳 CL4
PT1.5	27	25	22	16	19	17	19	17	IO I O I I IO AI	PT1.5 INT1.5 PWM1_2 CK_2 RX_2 TCI2_3 SDA_3 CL3	通用數字輸入/輸出引腳 外部中斷源 INT1.5 輸入引腳 TimerB, PWM1_2 輸出引腳 SPI 通訊時鐘線引腳 CK_2 EUART 通訊接收線引腳 RX_2 捕捉比較器輸入源引腳 TCI2_3 I2C 通訊數據線引腳 SDA_3 觸控按鍵輸入引腳 CL3
PT1.4	28	26	23	17	20	18	20	18	IO I O I IO I IO AI	PT1.4 INT1.4 PWM0_2 CS_2 TX_2 TCI1_3 SCL_3 CL2	通用數字輸入/輸出引腳 外部中斷源 INT1.4 輸入引腳 TimerB, PWM0_2 輸出引腳 SPI 通訊使能線引腳 CS_2 EUART 通訊發送線引腳 TX_2 捕捉比較器輸入源引腳 TCI1_3 I2C 通訊時鐘線引腳 SCL_3 觸控按鍵輸入引腳 CL2
PT1.3	29	27	24	18	21	19	21	19	IO I O O I	PT1.3 INT1.3 PWM3_1 MOSI_1 RX2_1	通用數字輸入/輸出引腳 外部中斷源 INT1.3 輸入引腳 TimerB2, PWM3_1 輸出引腳 SPI 通訊數據線引腳 MOSI_1(主機 輸出·從機輸入)

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver



引腳	HY16F198B-L100	HY16F198B-N088	HY16F198B-L080	HY16F198B-L064	HY16F197B-N068	HY16F197B-L064	HY16F196B-N068	HY16F196B-L064	類型	名稱	描述
									I IO AI	TCI2_2 SDA_2 CL1	EUART2 通訊接收線引腳 RX2_1 捕捉比較器輸入源引腳 TCI2_2 I2C 通訊數據線引腳 SDA_2 觸控按鍵輸入引腳 CL1
PT1.2	30	28	25	19	22	20	-	-	IO I O I IO I IO AI	PT1.2 INT1.2 PWM2_1 MISO_1 TX2_1 TCI1_2 SCL_2 CH3	通用數字輸入/輸出引腳 外部中斷源 INT1.2 輸入引腳 TimerB2, PWM2_1 輸出引腳 SPI 通訊數據線引腳 MISO_1(主機 輸入·從機輸出) EUART2 通訊發送線引腳 TX2_1 捕捉比較器輸入源引腳 TCI1_2 I2C 通訊時鐘線引腳 SCL_2 比較器模擬輸入引腳 CH3
PT1.1	31	29	26	20	23	21	-	-	IO I O I I I IO AI	PT1.1 INT1.1 PWM1_1 CK_1 RX_1 TCI2_1 SDA_1 CH2	通用數字輸入/輸出引腳 外部中斷源 INT1.1 輸入引腳 TimerB, PWM1_1 輸出引腳 SPI 通訊時鐘線引腳 CK_1 EUART 通訊接收線引腳 RX_1 捕捉比較器輸入源引腳 TCI2_1 I2C 通訊數據線引腳 SDA_1 比較器模擬輸入引腳 CH2
PT1.0	32	30	27	21	24	22	22	20	IO I O I IO I IO AI	PT1.0 INT1.0 PWM0_1 CS_1 TX_1 TCI1_1 SCL_1 CH1	通用數字輸入/輸出引腳 外部中斷源 INT1.0 輸入引腳 TimerB, PWM0_1 輸出引腳 SPI 通訊使能線引腳 CS_1 EUART 通訊發送線引腳 TX_1 捕捉比較器輸入源引腳 TCI1_1 I2C 通訊時鐘線引腳 SCL_1 比較器模擬輸入引腳 CH1
VDDA	38	31	28	22	25	23	23	21	PIO	VDDA	模擬電壓源輸入/輸出端(外接 1~10 uF 電容至 VSS)..
AIO3	39	32	29	23	26	24	24	22	AI	AIO3	ADC 模擬輸入引腳 AIO3
AIO2	40	33	30	24	27	25	25	23	AI	AIO2	ADC 模擬輸入引腳 AIO2

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver

引腳	HY16F198B-L100	HY16F198B-N088	HY16F198B-L080	HY16F198B-L064	HY16F197B-N068	HY16F197B-L064	HY16F196B-N068	HY16F196B-L064	類型	名稱	描述
AIO1	41	34	31	-	-	-	26	24	AI	AIO1	ADC 模擬輸入引腳 AIO1
AIO0	42	35	32	-	-	-	27	25	AI	AIO0	ADC 模擬輸入引腳 AIO0
PT3.7	43	36	33	25	28	26	28	26	IO	PT3.7	通用數字輸入/輸出引腳
									AO	OPO	運算放大器模擬輸出引腳 OPO
PT3.6	44	37	34	26	29	27	29	27	IO	PT3.6	通用數字輸入/輸出引腳
									PIO	REFO	模擬參考電壓 1.2V 輸出引腳, 0.1uF Cap to VSS.
PT3.5	45	38	35	27	30	28	30	28	IO	PT3.5	通用數字輸入/輸出引腳
									AI	AIO7	ADC 模擬輸入引腳 AIO7
PT3.4	46	39	36	28	-	-	31	29	IO	PT3.4	通用數字輸入/輸出引腳
									AI	AIO6	ADC 模擬輸入引腳 AIO6
PT3.3	47	40	37	29	31	29	32	30	IO	PT3.3	通用數字輸入/輸出引腳
									AI	AIO5	ADC 模擬輸入引腳 AIO5
PT3.2	48	41	38	30	32	30	33	31	IO	PT3.2	通用數字輸入/輸出引腳
									AI	AIO4	ADC 模擬輸入引腳 AIO4
PT3.1	49	42	39	31	-	-	34	32	IO	PT3.1	通用數字輸入/輸出引腳
									AO	OPO2	運算放大器數字輸出引腳 OPO2
									AO	DAO	8-BIT Resistance Ladders 輸出引腳
PT3.0	50	43	40	32	33	31	35	33	IO	PT3.0	通用數字輸入/輸出引腳
									AO	OPO1	運算放大器數字輸出引腳 OPO1
									AI	AIO8	模擬輸入引腳 AIO8
SEG35	58	46	41	33	34	32	-	-	IO	PT10.1	通用數字輸入/輸出引腳
									AO	SEG35	LCD Segment 輸出
SEG34	59	47	42	34	35	33	-	-	IO	PT10.0	通用數字輸入/輸出引腳
									AO	SEG34	LCD Segment 輸出
SEG33	60	48	43	35	36	34	36	34	IO	PT9.7	通用數字輸入/輸出引腳
									AO	SEG33	LCD Segment 輸出
									O	PWM3_8	TimerB2, PWM3_8 輸出引腳
									O	MOSI_8	SPI 通訊數據線引腳 MOSI_8(主機輸出·從機輸入)
								I	RX2_8	EUART2 通訊接收線引腳 RX2_8	
SEG32	61	49	44	36	37	35	37	35	IO	PT9.6	通用數字輸入/輸出引腳
									AO	SEG32	LCD Segment 輸出

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver



引腳	HY16F198B-L100	HY16F198B-N088	HY16F198B-L080	HY16F198B-L064	HY16F197B-N068	HY16F197B-L064	HY16F196B-N068	HY16F196B-L064	類型	名稱	描述
									O	PWM2_8	TimerB2, PWM2_8 輸出引腳
									O	MISO_8	SPI 通訊數據線引腳 MISO_8(主機
									I	TX2_8	輸入·從機輸出)
											EUART2 通訊發送線引腳 TX2_8
SEG31	62	50	45	37	38	36	38	36	IO	PT9.5	通用數字輸入/輸出引腳
									AO	SEG31	LCD Segment 輸出
									O	PWM1_8	TimerB, PWM1_8 輸出引腳
									O	CK_8	SPI 通訊時鐘線引腳 CK_8
									I	RX_8	EUART 通訊接收線引腳 RX_8
SEG30	63	51	46	38	39	37	39	37	IO	PT9.4	通用數字輸入/輸出引腳
									AO	SEG30	LCD Segment 輸出
									O	PWM0_8	TimerB, PWM0_8 輸出引腳
									O	CS_8	SPI 通訊使能線引腳 CS_8
									I	TX_8	EUART 通訊發送線引腳 TX_8
SEG29	64	52	47	39	40	38	40	38	IO	PT9.3	通用數字輸入/輸出引腳
									AO	SEG29	LCD Segment 輸出
									O	PWM3_7	TimerB2, PWM3_7 輸出引腳
									O	MOSI_7	SPI 通訊數據線引腳 MOSI_7(主機
									I	RX2_7	輸出·從機輸入)
											EUART2 通訊接收線引腳 RX2_7
SEG28	65	53	48	40	41	39	41	39	IO	PT9.2	通用數字輸入/輸出引腳
									AO	SEG28	LCD Segment 輸出
									O	PWM2_7	TimerB2, PWM2_7 輸出引腳
									O	MISO_7	SPI 通訊數據線引腳 MISO_7(主機
									I	TX2_7	輸入·從機輸出)
											EUART2 通訊發送線引腳 TX2_7
SEG27	66	54	49	41	42	40	42	40	IO	PT9.1	通用數字輸入/輸出引腳
									AO	SEG27	LCD Segment 輸出
									O	PWM1_7	TimerB, PWM1_7 輸出引腳
									O	CK_7	SPI 通訊時鐘線引腳 CK_7
									I	RX_7	EUART 通訊接收線引腳 RX_7
SEG26	67	55	50	42	43	41	43	41	IO	PT9.0	通用數字輸入/輸出引腳
									AO	SEG26	LCD Segment 輸出

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver



引腳	HY16F198B-L100	HY16F198B-N088	HY16F198B-L080	HY16F198B-L064	HY16F197B-N068	HY16F197B-L064	HY16F196B-N068	HY16F196B-L064	類型	名稱	描述
									O	PWM0_7	TimerB, PWM0_7 輸出引腳
									O	CS_7	SPI 通訊使能線引腳 CS_7
									I	TX_7	EUART 通訊發送線引腳 TX_7
SEG25	68	56	51	43	44	42	44	42	IO	PT8.7	通用數字輸入/輸出引腳
									AO	SEG25	LCD Segment 輸出
									O	PWM3_6	TimerB2, PWM3_6 輸出引腳
									O	MOSI_6	SPI 通訊數據線引腳 MOSI_6(主機輸出·從機輸入)
									I	RX2_6	EUART2 通訊接收線引腳 RX2_6
									I	TCI3_8	TimerB2 輸入源引腳 TCI3_8
SEG24	69	57	52	44	45	43	45	43	IO	PT8.6	通用數字輸入/輸出引腳
									AO	SEG24	LCD Segment 輸出
									O	PWM2_6	TimerB2, PWM2_6 輸出引腳
									O	MISO_6	SPI 通訊數據線引腳 MISO_6(主機輸入·從機輸出)
									I	TX2_6	EUART2 通訊發送線引腳 TX2_6
SEG23	70	58	53	45	46	44	46	44	IO	PT8.5	通用數字輸入/輸出引腳
									AO	SEG23	LCD Segment 輸出
									O	PWM1_6	TimerB, PWM1_6 輸出引腳
									O	CK_6	SPI 通訊時鐘線引腳 CK_6
									I	RX_6	EUART 通訊接收線引腳 RX_6
									I	TCI3_7	TimerB2 輸入源引腳 TCI3_7
SEG22	71	59	54	46	47	45	47	45	IO	PT8.4	通用數字輸入/輸出引腳
									AO	SEG22	LCD Segment 輸出
									O	PWM0_6	TimerB, PWM0_6 輸出引腳
									O	CS_6	SPI 通訊使能線引腳 CS_6
									I	TX_6	EUART 通訊發送線引腳 TX_6
SEG21	72	60	55	47	48	46	48	46	IO	PT8.3	通用數字輸入/輸出引腳
									AO	SEG21	LCD Segment 輸出
									O	PWM3_5	TimerB2, PWM3_5 輸出引腳
									O	MOSI_5	SPI 通訊數據線引腳 MOSI_5(主機輸出·從機輸入)
									I	RX2_5	EUART2 通訊接收線引腳 RX2_5
									I	TCI3_6	EUART2 通訊接收線引腳 RX2_5

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver



引腳	HY16F198B-L100	HY16F198B-N088	HY16F198B-L080	HY16F198B-L064	HY16F197B-N068	HY16F197B-L064	HY16F196B-N068	HY16F196B-L064	類型	名稱	描述
											TimerB2 輸入源引腳 TCI3_6
SEG20	73	61	56	48	49	47	49	47	IO AO O O I	PT8.2 SEG20 PWM2_5 MISO_5 TX2_5	通用數字輸入/輸出引腳 LCD Segment 輸出 TimerB2, PWM2_5 輸出引腳 SPI 通訊數據線引腳 MISO_5(主機 輸入·從機輸出) EUART2 通訊發送線引腳 TX2_5
SEG19	74	62	57	49	50	48	50	48	IO AO O O I I	PT8.1 SEG19 PWM1_5 CK_5 RX_5 TCI3_5	通用數字輸入/輸出引腳 LCD Segment 輸出 TimerB, PWM1_5 輸出引腳 SPI 通訊時鐘線引腳 CK_5 EUART 通訊接收線引腳 RX_5 TimerB2 輸入源引腳 TCI3_5
VPP	75	63	-	-	-	-	-	-	PI	VPP	保留 (保持空接狀態)
SEG18	76	65	58	50	51	49	51	49	IO AO O O I	PT8.0 SEG18 PWM0_5 CS_5 TX_5	通用數字輸入/輸出引腳 LCD Segment 輸出 TimerB, PWM0_5 輸出引腳 SPI 通訊使能線引腳 CS_5 EUART 通訊發送線引腳 TX_5
SEG17	77	66	59	51	52	50	52	50	IO AO I	PT7.7 SEG17 TCI3_4	通用數字輸入/輸出引腳 LCD Segment 輸出 TimerB2 輸入源引腳 TCI3_4
SEG16	78	67	60	52	53	51	53	51	IO AO	PT7.6 SEG16	通用數字輸入/輸出引腳 LCD Segment 輸出
SEG15	79	68	61	53	54	52	54	52	IO AO I	PT7.5 SEG15 TCI3_3	通用數字輸入/輸出引腳 LCD Segment 輸出 TimerB2 輸入源引腳 TCI3_3
SEG14	80	69	62	54	55	53	55	53	IO AO	PT7.4 SEG14	通用數字輸入/輸出引腳 LCD Segment 輸出
SEG13	81	70	63	55	56	54	56	54	IO AO I	PT7.3 SEG13 TCI3_2	通用數字輸入/輸出引腳 LCD Segment 輸出 TimerB2 輸入源引腳 TCI3_2
SEG12	82	71	64	56	57	55	57	55	IO	PT7.2	通用數字輸入/輸出引腳

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver



引腳	HY16F198B-L100	HY16F198B-N088	HY16F198B-L080	HY16F198B-L064	HY16F197B-N068	HY16F197B-L064	HY16F196B-N068	HY16F196B-L064	類型	名稱	描述
									AO	SEG12	LCD Segment 輸出
SEG11	83	72	65	-	-	-	-	-	IO	PT7.1	通用數字輸入/輸出引腳
									AO	SEG11	LCD Segment 輸出
									I	TCI3_1	TimerB2 輸入源引腳 TCI3_1
SEG10	84	73	66	-	-	-	-	-	IO	PT7.0	通用數字輸入/輸出引腳
									AO	SEG10	LCD Segment 輸出
SEG9	85	74	67	-	-	-	-	-	IO	PT6.7	通用數字輸入/輸出引腳
									AO	SEG9	LCD Segment 輸出
SEG8	86	75	68	-	-	-	-	-	IO	PT6.6	通用數字輸入/輸出引腳
									AO	SEG8	LCD Segment 輸出
SEG7	87	76	69	-	-	-	-	-	IO	PT6.5	通用數字輸入/輸出引腳
									AO	SEG7	LCD Segment 輸出
SEG6	88	77	70	-	-	-	-	-	IO	PT6.4	通用數字輸入/輸出引腳
									AO	SEG6	LCD Segment 輸出
SEG5	89	78	71	-	58	-	58	-	IO	PT6.3	通用數字輸入/輸出引腳
									AO	SEG5	LCD Segment 輸出
SEG4	90	79	72	-	59	-	59	-	IO	PT6.2	通用數字輸入/輸出引腳
									AO	SEG4	LCD Segment 輸出
SEG3	91	80	73	-	60	-	60	-	IO	PT6.1	通用數字輸入/輸出引腳
									AO	SEG3	LCD Segment 輸出
SEG2	92	81	74	-	61	-	61	-	IO	PT6.0	通用數字輸入/輸出引腳
									AO	SEG2	LCD Segment 輸出
SEG1	93	82	75	57	62	56	62	56	IO	PT10.3	通用數字輸入/輸出引腳
									AO	SEG1	LCD Segment 輸出
									AO	COM5	LCD Common 輸出
SEG0	94	83	76	58	63	57	63	57	IO	PT10.2	通用數字輸入/輸出引腳
									AO	SEG0	LCD Segment 輸出
									AO	COM4	LCD Common 輸出
COM3	95	84	77	59	64	58	64	58	AO	COM3	LCD Common 輸出
COM2	96	85	78	60	65	59	65	59	AO	COM2	LCD Common 輸出
COM1	97	86	79	61	66	60	66	60	AO	COM1	LCD Common 輸出
COM0	98	87	80	62	67	61	67	61	AO	COM0	LCD Common 輸出

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver

引腳	HY16F198B-L100	HY16F198B-N088	HY16F198B-L080	HY16F198B-L064	HY16F197B-N068	HY16F197B-L064	HY16F196B-N068	HY16F196B-L064	類型	名稱	描述
VLCD	99	1	1	63	68	62	68	62	PIO	VLCD	LCD 穩壓電源輸出/LCD 電源輸入, 10uF Cap to VSS.
VSS	100	3	2	64	1	63	1	63	PI	VSS	接地端引腳
Others	-	-	-	-	-	-	-	-	-	NC	不連接

表 2-1 HY16F198B/197B/196B 管腳定義及管腳功能描述

2.4.2. 管腳複用功能及複用功能優先級

Function	INT	Timer C Capture	Special Function	SPI	I ² C	UART	AIP	Analog	Timer B/B2 PWM
Output Priority	I/P	I/P	0	1	2	3	4	5	6
PT1.0	INT1.0	TCI1_1		CS_1	SCL_1	Tx_1		CH1	PWM0_1
PT1.1	INT1.1	TCI2_1		CK_1	SDA_1	Rx_1		CH2	PWM1_1
PT1.2	INT1.2	TCI1_2		MISO_1	SCL_2	Tx2_1		CH3	PWM2_1
PT1.3	INT1.3	TCI2_2		MOSI_1	SDA_2	Rx2_1		CL1	PWM3_1
PT1.4	INT1.4	TCI1_3		CS_2	SCL_3	Tx_2		CL2	PWM0_2
PT1.5	INT1.5	TCI2_3		CK_2	SDA_3	Rx_2		CL3	PWM1_2
PT1.6	INT1.6	TCI1_4		MISO_2	SCL_4	Tx2_2		CL4	PWM2_2
PT1.7	INT1.7	TCI2_4		MOSI_2	SDA_4	Rx2_2	CMPO		PWM3_2
PT2.0	INT2.0	TCI1_5		CS_3	SCL_5	Tx_3		CL5	PWM0_3
PT2.1	INT2.1	TCI2_5		CK_3	SDA_5	Rx_3		CL6	PWM1_3
PT2.2	INT2.2	TCI1_6		MISO_3	SCL_6	Tx2_3		CL7	PWM2_3
PT2.3	INT2.3	TCI2_6		MOSI_3	SDA_6	Rx2_3		CL8	PWM3_3
PT2.4	INT2.4	TCI1_7	LS_XOUT	CS_4	SCL_7	Tx_4			PWM0_4
PT2.5	INT2.5	TCI2_7	LS_XIN	CK_4	SDA_7	Rx_4			PWM1_4
PT2.6	INT2.6	TCI1_8	HS_XIN	MISO_4	SCL_8	Tx2_4			PWM2_4
PT2.7	INT2.7	TCI2_8	HS_XOUT	MOSI_4	SDA_8	Rx2_4			PWM3_4
PT3.0							OPO1	AIO8	
PT3.1							OPO2	DAO	
PT3.2								AIO4	
PT3.3								AIO5	
PT3.4								AIO6	
PT3.5								AIO7	
PT3.6								REFO	
PT3.7								OPO	
RESET	RESET								
AIO0								AIO0	
AIO1								AIO1	
AIO2								AIO2	
AIO3								AIO3	
COM0			COM 0						
COM1			COM 1						
COM2			COM 2						
COM3			COM 3						


HY16F196B/HY16F197B/HY16F198B
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver




PT10.2			COM 4/SEG 0					
PT10.3			COM 5/SEG 1					
PT6.0			SEG 2					
PT6.1			SEG 3					
PT6.2			SEG 4					
PT6.3			SEG 5					
PT6.4			SEG 6					
PT6.5			SEG 7					
PT6.6			SEG 8					
PT6.7			SEG 9					
PT7.0			SEG 10					
PT7.1		TCI3_1	SEG 11					
PT7.2			SEG 12					
PT7.3		TCI3_2	SEG 13					
PT7.4			SEG 14					
PT7.5		TCI3_3	SEG 15					
PT7.6			SEG 16					
PT7.7		TCI3_4	SEG 17					
PT8.0			SEG 18	CS_5	Tx_5			PWM0_5
PT8.1		TCI3_5	SEG 19	CK_5	Rx_5			PWM1_5
PT8.2			SEG 20	MISO_5	Tx2_5			PWM2_5
PT8.3		TCI3_6	SEG 21	MOSI_5	Rx2_5			PWM3_5
PT8.4			SEG 22	CS_6	Tx_6			PWM0_6
PT8.5		TCI3_7	SEG 23	CK_6	Rx_6			PWM1_6
PT8.6			SEG 24	MISO_6	Tx2_6			PWM2_6
PT8.7		TCI3_8	SEG 25	MOSI_6	Rx2_6			PWM3_6
PT9.0			SEG 26	CS_7	Tx_7			PWM0_7
PT9.1			SEG 27	CK_7	Rx_7			PWM1_7
PT9.2			SEG 28	MISO_7	Tx2_7			PWM2_7
PT9.3			SEG 29	MOSI_7	Rx2_7			PWM3_7
PT9.4			SEG 30	CS_8	Tx_8			PWM0_8
PT9.5			SEG 31	CK_8	Rx_8			PWM1_8
PT9.6			SEG 32	MISO_8	Tx2_8			PWM2_8
PT9.7			SEG 33	MOSI_8	Rx2_8			PWM3_8
PT10.0			SEG 34					
PT10.1			SEG 35					

2.5. 封裝片標記訊息

2.5.1. HY16F198B LQFP 封裝片標記訊息



2.5.2. HY16F198B QFN 封裝片標記訊息



3. 應用電路

3.1. 橋式傳感器應用電路




圖 3-1 橋式傳感器應用電路

3.2. 血壓傳感器應用電路




圖 3-2 血壓傳感器應用電路

3.3. 電化學傳感器應用電路




圖 3-3 電化學傳感器應用電路

3.4. 觸控按鍵應用電路




圖 3-4 觸控按鍵應用電路

3.5. 三合一血糖計應用電路




圖 3-5 三合一血糖計應用電路

4. 功能概述

4.1. 内部框图




圖 4-1 HY16F198B 内部框图

4.2. 中央處理器核心方框圖





Figure 4-2 中央處理器核心方框圖


4.3. 相關的支援文檔

檔案名稱	描述
UG-HY16F198B_TC	HY16F198B 系列用戶手冊
APD-HY16IDE007	HY16F19x 系列 C 函數庫手冊
APD-HY16IDE005	HY16F19x 系列 C 函數庫編譯操作說明
APD-HY16IDE008	HY16F19x 系列 各 IP 使用說明書
APD-HY16IDE001	HY16F 系列 IDE 軟體使用說明書/ HY16F Series Device 安裝程式
APD-HY16IDE009	HY16F 系列 ICE 硬體使用說明書
APD-HY16IDE006	HY16F 系列燒錄器使用說明書


4.4. 時鐘系統網絡




4.5. 電源系統網絡




4.6. 24-bit $\Sigma\Delta$ ADC 網絡




4.7. 軌對軌運算放大器 OPAMP 網絡




4.8. 8-bit Resistance Ladder 網絡




4.9. 多功能比較器 CMP 網絡



4.10. 看門狗(WDT)網絡




4.11. 定時計數器 A 網絡




TMAS[3:0]	TMAR[15:0]	TMAS[3:0]	TMAR[15:0]
0000	TACK/2	1000	TACK/512
0001	TACK/4	1001	TACK/1024
0010	TACK/8	1010	TACK/2048
0011	TACK/16	1011	TACK/4096
0100	TACK/32	1100	TACK/8192
0101	TACK/64	1101	TACK/16384
0110	TACK/128	1110	TACK/32768
0111	TACK/256	1111	TACK/65536

4.12. 定時計數器 B 網絡




4.13. 定時計數器 C 網絡




CP1PS[3:0]	CPI1 Divider	CP1PS[3:0]	CPI1 Divider
0000	CPI1/1	1000	CPI1/256
0001	CPI1/2	1001	CPI1/512
0010	CPI1/4	1010	CPI1/1024
0011	CPI1/8	1011	CPI1/2048
0100	CPI1/16	1100	CPI1/4096
0101	CPI1/32	1101	CPI1/8192
0110	CPI1/64	1110	CPI1/16384
0111	CPI1/128	1111	CPI1/32768


4.14. 定時計數器 B2 網絡




4.15. 32-bit SPI 網絡



4.16. UART 網絡




UART Transmit Block Diagram




UART Receive Block Diagram


4.17. I2C 網絡



4.18. 硬體時鐘 RTC 網絡



4.19. LCD 網路



5. Electrical Characteristics

Absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Voltage applied at VDD3V to VSS	-0.2 V to 4.0 V
Voltage applied to any pin	-0.2 V to VDD3V + 0.3 V
Diode current at any device terminal	±2mA
Storage temperature, Tstg: (UN programmed device)	-55°C to 150°C
(Programmed device)	-40°C to 85°C
Operating Temperature	-40°C to 85°C
Soldering Temperature (10 Sec)	+260°C
Maximum output current sink by any PORT1 to PORT10 I/O PIN	10mA

5.1. Recommended Operating Conditions

VDD3V=2.2V to 3.6V.TA=25°C,Unless Otherwise Noted

Parameter	Sym.	Test Conditions	Min.	Typ.	Max.	Unit
Supply Voltage	VDD3V	Digital Application	2.2	3.0	3.6	V
Supply Current	I_Sleep	Sleep Mode ,VDD18 LDO OFF Sleep Mode ,VDD18 LDO ON		2.5 3.5		uA
	I_Idle01	LSRC=35KHz+IDLE Mode		5.0		uA
	I_Idle02	HSRC=2MHz+IDLE Mode		50		uA
	I_Wait	LSRC=35KHz+Wait Mode		130		uA
	Free Run_01MHz	HSRC=2MHz@CPU_CK:2MHz/2		0.6		mA
	Free Run_02MHz	HSRC=2MHz@CPU_CK:2MHz		1.0		mA
	Free Run_04MHz	HSRC=4MHz@CPU_CK:4MHz		1.8		mA
	Free Run_10MHz	HSRC=10MHz@CPU_CK:10MHz		3.0		mA
	Free Run_16MHz	HSRC=16MHz@CPU_CK:16MHz		4.0		mA
Power Up Delay	t _{PU,DLY}	Wake Up From Sleep		64		mS




Figure5.1-1 Sleep Current vs. VDD3V




Figure5.1-2 Sleep Current vs. Temperature




Figure5.1-3 Idle Current vs. VDD3V




Figure5.1-4 Idle Current vs. Temperature




Figure5.1-5 Free Run_02MHz Operation Current vs. VDD3V




Figure5.1-6 Free Run_02MHz Current vs. Temperature




Figure5.1-7 Free Run_04MHz Operation Current vs. VDD3V




Figure5.1-8 Free Run_04MHz Current vs. Temperature




Figure5.1-9 Free Run_10MHz Operation Current vs. VDD3V




Figure5.1-10 Free Run_10MHz Current vs. Temperature




Figure5.1-11 Free Run_16MHz Operation Current vs. VDD3V




Figure5.1-12 Free Run_16MHz Current vs. Temperature

5.2. Clock System

Typical values are at T_A=25°C and VDD3V = 3.0V. Unless otherwise noted.

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
External High Speed Oscillator						
VDD3V	Operation voltage		2.2		3.6	V
HSXT	High speed oscillator frequency	VDD3V = 2.2V ~ 3.6V OHS_HS = 1b	4		16	MHz
		VDD3V = 2.2V ~ 3.6V OHS_HS = 0b	2		4	MHz
I _{XHS}	High speed oscillator current	HSXT = 16MHz		100		μA
D _{XHS}	Duty of high oscillator		40		60	%
External Low Speed Oscillator						
LSXT	Low speed oscillator frequency	VDD3V = 2.2V ~ 3.6V		32.768		KHz
I _{XLS}	Low speed oscillator current			2		μA
D _{XLS}	Duty of low speed oscillator		40		60	%
RTC	Normal Mode	VDD3V=3.3V @Flash Run		10		μA
Internal High Speed Oscillator						
F _{HAO}	Internal high speed oscillator frequency	F _{HAO} = 2MHz, F _{HAO} = 2MHz, after trim ^{Note1}	-10% -2%	2 1.843	+10% +2%	MHz
		F _{HAO} = 4MHz, F _{HAO} = 4MHz, after trim ^{Note1}	-10% -2%	4 4.147	+10% +2%	MHz
		F _{HAO} = 10MHz, F _{HAO} = 10MHz, after trim ^{Note1}	-10% -2%	10 9.216	+10% +2%	MHz
		F _{HAO} = 16MHz, F _{HAO} = 16MHz, after trim ^{Note1}	-10% -2%	16 15.667	+10% +2%	MHz
V _{HAO}	Voltage coefficient	VDD3V = 2.2V ~ 3.6V	-0.2		+0.2	%
T _{HAO}	Temperature coefficient	-40~85°C	-1.5		+1.5	%
I _{HAO}	Internal high speed oscillator current	F _{HAO} = 2MHz		20		μA
		F _{HAO} = 16MHz		75		μA
D _{HAO}	Duty of oscillator		40		60	%
WT _{HAO}	Wake up time	F _{HAO} = 2MHz		30		μS
Internal Low Speed Oscillator						
F _{LPO}	Internal low speed oscillator frequency	VDD3V = 3.3V	-20%	35	+20%	KHz
V _{LPO}	Voltage coefficient	VDD3V = 2.2V ~ 3.6V	-2.5		+2.5	%
T _{LPO}	Temperature coefficient	-40~85°C	-2.5		+2.5	%
I _{LPO}	Internal low speed oscillator current			0.35	0.7	μA
D _{LPO}	Duty of low speed oscillator		40		60	%

Note1 :

After Trim: According to the factory calibration parameters of HAO to calibrate HAO, and need to corresponding to the selected HAO frequency. Configure the register 0x40304[7:0]. User can refer to the document “UG-HY16F198B_TC” or “APD-HY16IDE007_SC” to know how to use that in detail.




Figure5.2-1 LPO vs. VDD3V




Figure5.2-2 LPO vs. Temperature




Figure5.2-3 HAO vs. VDD3V




Figure5.2-4 HAO vs. VDD3V

5.3. Power Management System

Typical values are at T_A=25°C and VDD3V = 3.0V. Unless otherwise noted.

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
VDDA LDO						
	Output voltage error		-5		5	%
	Capacitor loading		0.1	1	10	uF
	Settling time	Capacitor loading = 0.1uF, 99% of VDDA		50		us
	Operation current	Bias + Band gap + VDDA LDO		35	50	uA
	Dropout voltage	I _L =10mA		0.2		V
	Voltage coefficient	VDD3V = 2.5 ~ 3.6V		0.1		%/V
	VDDA voltage 1 0x40400[19:18]=00b	I _L = 0.1mA		2.4		V
	VDDA voltage 2 0x40400[19:18]=01b	I _L = 0.1mA		2.7		V
	VDDA voltage 3 0x40400[19:18]=10b	I _L = 0.1mA		3.0		V
	VDDA voltage 4 0x40400[19:18]=11b	I _L = 0.1mA		3.3		V
	Temperature coefficient	By using BRG VDDA=3.0V		100		ppm/°C
VDD18 LDO						
	Output voltage		1.7	1.8	1.9	V
	Capacitor loading			1000		nF
	Voltage coefficient	VDD3V= 2.2 ~ 3.6V		1		%/V
	Temperature coefficient			100		ppm/°C
	Load regulation	Load = 0.1~10mA		0.1		V/A
	Dropout voltage	Load = 10mA		0.2		V
REFO Buffer						
	Output voltage error		-2		2	%
	Capacitor loading		22	100	1000	nF
	Operation current			20		uA
	Output current	1% change voltage	-1		1	mA
	Temperature coefficient	VDDA=3.0V		80		ppm/°C
	Offset voltage	REFO = 1.2V		±3	±12	mV
	Voltage coefficient	VDDA= 2.4V ~ 3.6V		0.1		%/V




Figure5.3-1 REFO vs. Temperature




Figure5.3-2 VDDA vs. IL




Figure5.3-3 VDDA vs. Temperature




Figure5.3-4 VDD18 vs. VDD3V




Figure5.3-5 VDD18 vs. Temperature

5.4. Charge Pump System

Typical values are at $T_A=25^\circ\text{C}$, $V_{DD3V} = 3.0\text{V}$, and $C_{CP_O}:10\mu\text{F}$, unless otherwise noted.

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
CP_I	VDD supply voltage		2.4		3.6	V
CP_O	Backlight voltage	$C_{CP_O}:10\mu\text{F}$, $C_{HL}:1\mu\text{F}$, $V_{DD3V}=3\text{V}$, $\text{Loading}\leq 15\text{mA}$		3.3		V
I_{LED}	Driving current	$V_{DD3V} = 2.4\text{V}$			15	mA




Figure5.4-1 CP_O vs. CP_I




Figure5.4-2 CP_O vs. IL




Figure5.4-3 CP_O vs. Temperature

5.5. Reset Management System

Reset Management System includes Brownout/External RST Pin/Low Voltage Detect.

Typical values are at $T_A=25^{\circ}\text{C}$ and $V_{DD3V} = 3.0\text{V}$. Unless otherwise noted.

Sym.	Parameter	Min.	Typ.	Max.	Unit
BOR	Pulse length needed to accepted reset internally, t_{d-LVR}	2			μS
	VDD Start Voltage to accepted reset internally (L→H), V_{LVR}	1.8	1.95	2.1	V
	Temperature drift, $T_A=-40^{\circ}\text{C}\sim 85^{\circ}\text{C}$	-50		+50	mV
	Hysteresis, $V_{HYS-LVR}$		50		mV
POR	Operation Slew Rate			0.1	V/ μS
	Start Voltage to accepted reset	0.6			V




Figure5.5 Average VLVR and VHYS vs. Temperature

5.6. GPIO Port System

Typical values are at $T_A=25^{\circ}\text{C}$ and $V_{DD3V} = 3.3\text{V}$. Unless otherwise noted.

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
PT 1.0 ~ 4.0 GPIO Port						
R_{PU}	Internal pull high resistor		65	85	105	k Ω
V_{IH}	Input high voltage		$0.7 \cdot V_{DD3V}$			V
V_{IL}	Input low voltage				$0.3 \cdot V_{DD3V}$	V
I_{OH}	Source current			10		mA
I_{OL}	Sink current			10		mA
PT 6.0 ~ 10.1 GPIO Port						
V_{IH}	Input high voltage		$0.6 \cdot V_{DD3V}$			V
V_{IL}	Input low voltage				$0.3 \cdot V_{DD3V}$	V
I_{OH}	Source current	$V_{DD3V}-0.3\text{V}$		10		mA
I_{OL}	Sink current	$V_{SS}+0.3\text{V}$		10		mA




Figure5.6-1 VOH vs. IOH




Figure5.6-2 VOH vs. Temperature




Figure5.6-3 VOL vs. IOL




Figure5.6-4 VOL vs. Temperature

5.7. $\Sigma\Delta$ ADC ENOB and RMS Noise

Typical values are at TA=25°C and VDD3V = 3.3V, VDDA=2.4V unless otherwise noted.

HY16F198B provides important input noise specification that aims at $\Sigma\Delta$ ADC. Table 5.6-1 and Table 5.7-2 lists out the relations of typical noise specification, Gain, Output rate, and maximum input voltage of single end. Test condition configuration and external input signal short, voltage reference: 1.2V and 1024 records were sampled.

<i>ENOB(RMS) with OSR/GAIN at A/D Clock=333Khz, VDDA=2.4V, VREF=1.2V</i>																
Max. Vin(mV) =0.9*VREF ⁽¹⁾	OSR				32	64	128	256	512	1024	2048	4096	8192	16384	32768	
	Output rate(HZ)				10417	5208	2604	1302	651	326	163	81	41	20	10	
	Gain	=	PGA	x												ADGN
±1080	1	=	1	x	1	12.3	14.2	16.3	16.8	17.4	17.9	18.3	18.8	19.4	19.9	20.3
±540	2	=	1	x	2	11.8	13.1	16.0	16.6	17.0	17.4	18.0	18.7	19.3	19.7	20.2
±270	4	=	1	x	4	11.1	14.6	16.0	16.5	16.9	17.3	17.9	18.6	19.1	19.5	20.1
±33.75	32	=	8	x	4	11.1	12.2	14.9	15.4	15.7	16.1	16.7	17.6	18.1	18.6	19.1
±16.875	64	=	16	x	4	11.1	12.7	14.6	15.1	15.4	15.9	16.4	17.1	17.6	18.1	18.6
±8.4375	128	=	32	x	4	11.1	13.4	14.1	14.6	15.1	15.5	16.1	16.7	17.1	17.6	18.2

(1) Max.Vin (mV) is the max. input voltage of single end to ground (VSS).

Table 5.7-1 $\Sigma\Delta$ ADC ENOB Table

<i>RMS Noise(uV) with OSR/GAIN at A/D Clock=333Khz, VDDA=2.4V, VREF=1.2V</i>																
Max. Vin(mV) =0.9*VREF	OSR				32	64	128	256	512	1024	2048	4096	8192	16384	32768	
	Output rate(HZ)				10417	5208	2604	1302	651	326	163	81	41	20	10	
	Gain	=	PGA	x												ADGN
±1080	1	=	1	x	1	459	124	28.7	19.97	13.95	9.93	7.17	5.03	3.49	2.49	1.812
±540	2	=	1	x	2	323	136	17.6	11.62	9.08	6.97	4.60	2.78	1.88	1.39	0.966
±270	4	=	1	x	4	260	23.9	8.7	6.51	4.71	3.72	2.47	1.47	1.05	0.78	0.541
±33.75	32	=	8	x	4	33.1	15.9	2.4	1.69	1.38	1.09	0.70	0.38	0.26	0.19	0.132
±16.875	64	=	16	x	4	16.2	5.4	1.5	1.06	0.83	0.61	0.42	0.26	0.18	0.13	0.092
±8.4375	128	=	32	x	4	8.4	1.8	1.0	0.75	0.53	0.39	0.27	0.17	0.13	0.09	0.063

Table 5.7 -2 $\Sigma\Delta$ ADC RMS Table




Figure5.7-1(a) RMS Noise Diagram




Figure5.7-1(b) Output Code Diagram




Figure5.7-2(a) RMS Noise Diagram




Figure5.7-2(b) Output Code Diagram




Figure5.7-3(a) RMS Noise Diagram




Figure5.7-3(b) Output Code Diagram




Figure5.7-4(a) RMS Noise Diagram




Figure5.7-4(b) Output Code Diagram

5.8. ADC Management System

All specifications at $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$,

$V_{DDA} = \text{REFP} = 3.0\text{V}$, $\text{REFN} = \text{VSS}$, and $\text{Gain} = 128$. Unless otherwise noted.

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Analog Inputs						
	Full-scale input voltage (VINP - VINN) Note1	Considering ADC performance matches ADC ENOB table. REFP=VDDA, REFN=VSS VREF be set to 1/2 only	$\pm 0.5 * V_{\text{REF}} / \text{Gain}$			V
		Considering ADC performance matches ADC ENOB table. REFP=REFO_I REFN=VSS VREF be set to 1 only	$\pm V_{\text{REF}} / \text{Gain}$			
	Common-mode input range	Gain = 1, @25°C	VSS-0.2V		VDDA	V
System Performance						
	Resolution	No missing codes		24		Bits
	Data rate	ADC Clock		ADC Clock /OSR		SPS
	Digital filter settling time	Full setting		3		Data
	Integral nonlinearity (INL)	Differential input End-point fit, OSR=32768		15		PPM
	ADC Gain drift	40°C to +85°C,		5		ppm/°C
	Normal-mode rejection	$f_{\text{IN}} = 60\text{Hz}$ $\pm 1\text{Hz}$, Output rate = 10 SPS	Internal OSC	70		dB
			External OSC	80		dB
	Common-mode rejection	$\Delta V_{\text{DDA}} = 0.1\text{V @ DC}$		80		dB
	Input-referred noise	Output rate= 10 SPS		65		nV, rms
	Power-supply rejection	$\Delta V_{\text{DDA}} = 0.1\text{V @ DC}$		80		dB
Voltage Reference Input						
	Voltage reference input	$V_{\text{REF}} = \text{REFP} - \text{REFN}$			VDDA	V
	Positive Reference Input	REFP, @25°C	>REFN		VDDA	V
	Negative Reference Input	REFN, @25°C	VSS		<REFP	V
ADC Modulator Current						
ADC	ADC Modulator	$V_{\text{DD3V}} = 3.3\text{V}, V_{\text{DDA}} = 2.4\text{V}$		150		uA
PGA	ADC PGA	$V_{\text{DD3V}} = 3.3\text{V}, V_{\text{DDA}} = 2.4\text{V}$		625		uA


Note1 :

當 $\text{REFP} - \text{REFN} (V_{\text{REF}}) = 1 * V_{\text{DDA}}$ 時,

則 $\text{VINP} - \text{VINN}$ 的差動輸入信號不能大於 $1/2 * V_{\text{DDA}}$, 否則會有線性度問題

當 $\text{REFP} - \text{REFN} (V_{\text{REF}}) = 1/2 * V_{\text{DDA}}$ 時,


則 VINP-VINN 的差動輸入信號不能大於 $0.9 \cdot V_{REF}$, 否則會有線性度問題



5.9. Internal Temperature Sensor

Typical values are at $T_A=25^{\circ}\text{C}$, $V_{DD3V} = 3.0\text{V}$, and $V_{DDA}=2.4\text{V}$. Unless otherwise noted.

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
TC _S	Sensor temperature drift			173		uV/°C
KT	Absolute temperature scale 0K			-288		°C
TC _{ERR}	One point calibrate error temperature	Calibration at 25°C of -40°C~85°C		±2		°C



5.10.8-Bit Resistance Ladders

Typical values are at $T_A=25^{\circ}\text{C}$ and $V_{DD3V} = 3.0\text{V}$. Unless otherwise noted.

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
	Resolution	Monotonic		8		Bit
	Power Supply		2.4		VDD3V	V
V_{OUT}	Output range	DA output is between $VR-$ and $VR+$	0		VDD3V	V
V_{REFP}	Positive reference voltage range	$V_{REFP} > V_{REFN}$	0		VDD3V	V
V_{REFN}	Negative reference voltage range		0		VDD3V	V
R_{ON}	8-Bit Resistance ladders. output switch(PT3AO switch resistance)	$V_{DDA}=2.4\text{V}$ $0.5\text{V} < \text{DAO} < V_{DDA}-0.5\text{V}$			200	Ω
		$V_{DDA}=2.4\text{V}$ $0.5\text{V} > \text{DAO}, \text{DAO} > V_{DDA}-0.5\text{V}$		10		Ω
R_{RSW}	Reference voltage switch(DA_Vrefp switch resistance, DA_Vrefn switch resistance)	$DA_V_{refp} = 2.2\text{V}, DA_V_{refn} = 0\text{V}, V_{DDA} = 2.4\text{V}$		15	30	Ω
R_{LADDER}	One LSB resistance ladder		621	730	840	Ω
INL	Integral linearity error	$VR+ = 2.4\text{V}, VR- = 0\text{V}$		± 0.5	± 1	LSB
DNL	Differential linearity error	$VR+ = 2.4\text{V}, VR- = 0\text{V}$		± 0.5	± 1	LSB
E_{OS}	Offset error	$VR+ = 2.4\text{V}, VR- = 0\text{V}$			1	LSB
8-Bit Resistance Ladders.	(Vin Floating)	$V_{DD3V}=3.3\text{V}, V_{DDA}=2.4\text{V}$		0.1		μA




Figure5.10-1 8-Bit Resistance vs. DNL




Figure5.10-2 8-Bit Resistance vs. INL




Figure5.10-3 8-bit Resistance vs. Temperature

5.11. OPAMP Management System

Typical values are at $T_A=25^{\circ}\text{C}$, $V_{DD3V} = 3.0\text{V}$, and $C_{V_{LCD}}=10\mu\text{F}$. Unless otherwise noted.

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
VDDA	Power supply		2.4		3.6	V
V _{OUT}	Output range		0		VDDA	V
V _{IN}	Input common range		0		VDDA	V
I _{OPA}	OPAMP current			120		uA
I _{OPA_LOAD}	Output current loading (push or pull)	VDDA = 3.0V, 0.3V < Output voltage < VDDA-0.3V			1	mA
		VDDA = 2.4V, 0.3V < Output voltage < VDDA-0.3V			0.5	mA
C _{LOAD}	Max output capacitor load				1	nF
SR	Slew rate	Loading R=10K, C=100pF, 0.3V → VDDA-0.3V		0.6		V/uS
UGB	Unit gain bandwidth	Loading C=100pF		1000		KHz
V _{OS}	Offset error	V _{in} = 1.2V	-5		+5	mV
DFD	Digital filter delay	VDDA = 3.0V		2		uS
C _{SA}	Sample capacitor			10		pF





Figure 5.11 OPO vs. IL

5.12. CMP Management System

Typical values are at T_A=25°C and VDD3V = 3.0V. Unless otherwise noted.

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I _{MC}	Operation supply current	ENCMP[0]=1, CMPHS[0]=1b		10		uA
	Low Power Mode	ENCMP[0]=1, CMPHS[0]=0b		1		
V _{IC}	Common-mode input voltage		0		VDD3V-1	V
V _{OS}	Offset voltage		-5		5	mV
V _{hys}	Input hysteresis		0	0.7	1.5	mV
V ₁₂	V ₁₂ Reference voltage		1	1.2	1.4	V
	Temperature drift	CPPS[1:0]=11b,0x41104[28]=0b		80		ppm/°C
	VDD Voltage drift			±2		%/V
V _{accy}	V _{accy} Reference voltage		1.15	1.2	1.25	V
	Temperature drift	CPPS[1:0]=11b,0x41104[28]=1b		80		ppm/°C
	VDD Voltage drift			±0.2		%/V
I _R	Multi-node resistor current	CPRL[0]=0b		10		uA
		CPRL[0]=1b		30		



5.13. LCD System

Typical values are at TA=25°C, VDD3V = 3.3V, and CVLCD=10uF. Unless otherwise noted.

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	
I _{LCD}	Operation Current Charge Pump Mode	VDD3V=3.3V VLCD=3.0V (VLCD< VDD3V)		10		uA	
VLCD	Supply Voltage Range	VLCD	2.50		3.80	V	
VLCD	Embedded Charge Pump Output Voltage @ VLCD Pin	VDD3V = 2.4V CVLCD = 10uF	Mode1: Data ¹ =00_011B (After trim) ^{Note1}	-5%	3.43	+5%	V
			Mode1: Data ¹ =00_011B	-10%	3.30	+10%	
			Mode2: Data ¹ =00_100B (After trim) ^{Note1}	-5%	3.16	+5%	
			Mode2: Data ¹ =00_100B	-10%	3.00	+10%	
			Mode3: Data ¹ =00_101B (After trim) ^{Note1}	-5%	2.93	+5%	
			Mode3: Data ¹ =00_101B	-10%	3.00	+10%	
			Mode4: Data ¹ =11_101B (After trim) ^{Note1}	-5%	2.73	+5%	
			Mode4: Data ¹ =11_101B	-10%	2.80	+10%	
			Mode5: Data ¹ =01_101B (After trim) ^{Note1}	-5%	2.55	+5%	
			Mode5: Data ¹ =01_101B	-10%	2.6	+10%	
Z _{LCD}	Output Impedance With LCD Buffer	FLCD = 128Hz, VLCD = 3.0V		10		KΩ	

Data1 Bit: 0X41F24 [EN_Rshift1, EN_Rshift0], 0X41B00 [VLCD2, VLCD1, VLCD0]

Note1 :

After Trim : According to the factory calibration parameters of VLCD to calibrate VLCD, and need to corresponding to the selected VLCD voltage. User can refer to the document "UG-HY16F198B_TC" or "APD-HY16IDE007_SC" to know how to use that in detail.




Figure5.13-1 VLCD Current vs. VDD3V @ VLCD=3.16V (HY16F198B Only)




Figure5.13-2 VLCD With Load @ VLCD=3.0V

6. 訂貨資訊

下單品名 ¹	封裝型式	引腳數	封裝型式 描述方式		程式碼 編號 ²	出貨包裝 形式	個裝 數量	材料 組成	MSL ³
HY16F198B-D000	Die	-	D	000	-	-	100	Green ⁴	-
HY16F198B-N088	QFN	88	N	088	-	Tray	168	Green ⁴	MSL-3
HY16F198B-L064	LQFP	64	L	064	-	Tray	250	Green ⁴	MSL-3
HY16F198B-L080	LQFP	80	L	080	-	Tray	160	Green ⁴	MSL-3
HY16F198B-L100	LQFP	100	L	100	-	Tray	90	Green ⁴	MSL-3
HY16F197B-L064	LQFP	64	L	064	-	Tray	250	Green ⁴	MSL-3
HY16F197B-N068	QFN	68	N	068	-	Tray	348	Green ⁴	MSL-3
HY16F196B-L064	LQFP	64	L	064	-	Tray	250	Green ⁴	MSL-3
HY16F196B-N068	QFN	68	N	068	-	Tray	348	Green ⁴	MSL-3

¹ 下單品名: 描述的內容為: 晶片型號 - 晶片封裝形式

HY16F198B-L100

↑ ↑
IC型號 **IC封裝類型**

EX: 你需求的是 LQFP 100 引腳封裝, 下單品名就是 HY16F198B-L100.

當需要以 Tray 出貨, 在下訂單時除下單品名外, 請清楚指明出貨包裝形式為 Tray.

³ MSL:

濕敏度等級符合 IPC/JEDEC J-STD-020 的行業分類工業標準.

產品的加工、包裝、運輸及使用都參考 IPC/JEDEC J-STD-033 行業標準.


⁴ Green (RoHS & no Cl/Br):

HYCON 產品皆為 Green Product, 符合 RoHS 指令以及無鹵素規定(Br<900ppm or Cl<900ppm or (Br+Cl)<1500ppm)

7. 封裝尺寸資訊

7.1. LQFP100 封裝圖

Unit: mm



VARIATIONS (ALL DIMENSIONS SHOWN IN MM)


SYMBOLS	MIN.	NOM.	MAX.
A	--	--	1.60
A1	0.05	--	0.15
A2	1.35	1.40	1.45
b	0.17	0.20	0.27
c	0.09	0.127	0.20
D	16.00 BSC		
D1	14.00 BSC		
E	16.00 BSC		
E1	14.00 BSC		
e	0.50 BSC		
L	0.45	0.60	0.75
L1	1.00 REF		

Note: JEDEC MS-026 compliant

HY16F196B/HY16F197B/HY16F198B
21-bit ENOB $\Sigma\Delta$ ADC, 32-bit MCU & 64KB Flash
4X36~6X34 LCD Driver

7.2. LQFP64 封裝圖

Unit: mm




VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

SYMBOLS	MIN.	NOM.	MAX.
A	—	—	1.60
A1	0.05	—	0.15
A2	1.35	1.40	1.45
b	0.13	0.18	0.23
c	0.09	—	0.20
D	9.00 BSC		
D1	7.00 BSC		
e	0.40 BSC		
E	9.00 BSC		
E1	7.00 BSC		
L	0.45	0.60	0.75
L1	1.00 REF		
θ	0°	3.5°	7°

Note: JEDEC MS-026 compliant

7.3. LQFP80 封装图

Unit: mm




SYMBOLS	MIN.	NOM.	MAX.
A	--	--	1.60
A1	0.05	--	0.15
A2	1.35	1.40	1.45
b	0.13	0.18	0.23
c	0.09	--	0.20
D	12.00 BSC		
D1	10.00 BSC		
E	12.00 BSC		
E1	10.00 BSC		
e	0.40 BSC		
L	0.45	0.60	0.75
L1	1.00 REF		
θ	0°	3.5°	7°

Note:

1. All dimensions refer to JEDEC OUTLINE MS-026.

7.4. QFN88(Type1)封装图

Unit: mm




SYMBOLS	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.20 REF.		
b	0.15	0.20	0.25
D	10.00 BSC		
E	10.00 BSC		
e	0.40 BSC		
D2	6.75	6.80	6.85
E2	6.75	6.80	6.85
L	0.30	0.40	0.50
K	1.08	1.20	1.33

Note: All dimensions refer to JEDEC OUTLINE MO-220.

Package Outline Drawing--- QFN 10x10 88

QFN88(Type1) Land Pattern Design Recommendations

Unit: mm




Note:

1. Publication IPC-7351 is recommended for alternate designs
2. Unit : mm
3. http://www.hycontek.com/wp-content/uploads/QFN_DFN_PCB.pdf

7.5. QFN88(Type2)封裝圖

Unit: mm




SYMBOLS	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.20 REF.		
b	0.15	0.20	0.25
D	10.00 BSC		
E	10.00 BSC		
e	0.40 BSC		
D2	5.45	5.60	5.75
E2	5.45	5.60	5.75
L	0.30	0.40	0.50
K	1.62	1.80	1.98

Note: All dimensions refer to JEDEC OUTLINE MO-220.

QFN88(Type2) Land Pattern Design Recommendations

Unit: mm




Note:

1. Publication IPC-7351 is recommended for alternate designs
2. Unit : mm
3. <http://www.hycontek.com/attachments/MSP/OJTI-HM-2013-002.pdf>

7.6. QFN68 封裝圖

Unit: mm




SYMBOLS	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.20 REF.		
b	0.15	0.20	0.25
D	8.00 BSC		
E	8.00 BSC		
e	0.40 BSC		
D2	4.20	4.30	4.40
E2	4.20	4.30	4.40
L	0.35	0.40	0.45
K	1.35	1.45	1.55

Note: All dimensions refer to JEDEC OUTLINE MO-220.
 Package Outline Drawing--- QFN 8x8 68

QFN68 Land Pattern Design Recommendations

Unit: mm



Note:

1. Publication IPC-7351 is recommended for alternate designs
2. Unit : mm
3. http://www.hycontek.com/wp-content/uploads/QFN_DFN_PCB.pdf

8. 修改記錄

以下描述本文件差異較大的地方，而標點符號與字形的改變不在此描述範圍。

版本	頁數	變更摘要	修訂日期
V01	ALL	初版發行	2017/2/13
V02	ALL	<ol style="list-style-type: none"> 1. 移除 PT3.2/PT3.3 腳位的 GPIO 複用功能，該腳位只保留 AIO4/AIO5 類比功能 2. VDDA 描述更正為模擬電壓源輸入/輸出端(外接 1~10 uF 電容至 VSS). 3. 章節 7.4 及 7.6 中的 Note.3 連結修正為 http://www.hycontek.com/wp-content/uploads/QFN_DFN_PCB.pdf 	2017/8/28
V03	ALL	<ol style="list-style-type: none"> 1. GPIO 上拉電阻 75k 修正為 85k 2. 修改 8-bit Resistance Ladder 電器規格說明與網路圖 3. 修正 ADC 網路圖(ADCLK 更名為 ADCK) 4. 回復 PT3.2/PT3.3 腳位的 GPIO 複用功能，該腳位可以規劃設置為類比 AIO4/AIO5 或數位 PT3.2/PT3.3 複用功能 5. 新增 REFO 最大為 2%誤差上下限範圍 6. 新增補充說明 VDDA Voltage1~4 的暫存器控制說明 7. 新增 Note1 說明 ADC 差動輸入範圍限制 8. 更正 Positive Reference Input 與 Negative Reference Input 的 Min 與 Max 範圍描述 	2018/5/23
V04	ALL page6	<ol style="list-style-type: none"> 1. 新增 HY16F198B-L080 產品封裝資訊 2. 增加 Flash 閃存的特性描述 	2019/5/17
V05	ALL	<ol style="list-style-type: none"> 1. Timer B 方塊圖的 TBCLK 修改為 TBCK. TMBC0/TMBC1/TMBC2 修改為 TBC0/TBC1/TBC2, ENTMB 修正為 TBEN, 2. Timer B2 方塊圖的 TBCLK 修改為 TB2CK. TMB2C0/TMB2C1/TMB2C2 修改為 TB2C0/TB2C1/TB2C2, ENTMB2 修改為 TB2EN 3. Timer C 方塊圖的 ENTMC 修改為 TCEN 4. CMP 方塊圖新增 ADCMP 暫存器控制位 5. I2C 方塊圖 I2CCK 修正為 I2CK 6. 在 CMP 章節新增 V12 與 Vaccy 規格描述 7. 新增 QFN88(Type2)封裝說明，原始的 QFN88 更改為 QFN88(Type1). 	2021/7/26