

# Instruction Set H08A \ H08C \ H08D User's Manual

# H08A、H08C、H08D 指令說明文件



# **Table of Contents**

1	Introduction	
2	Detailed instructions	g
2.1	ADDC	g
2.2	ADDF	10
2.3	ADDL	11
2.4	ANDF	12
2.5	ANDL	13
2.6	ARLC	14
2.7	ARRC	15
2.8	BCF	16
2.9	BSF	
2.10		
2.11		
2.12		
2.13		
2.14		
2.15		
2.16	G. G=	
2.17		_
2.18		
2.19		
2.20		
2.21		
2.22		
2.23		
2.24		
2.25		
2.26		
2.27		
2.28		
2.29		
2.30		
2.31		
2.32		
2.33		
2.34		
2.35		
2.36		
2.37		
2.38		
2.39		
2.40		
2.41		
2.42		
<ul><li>2.43</li><li>2.44</li></ul>		
2.45	5 MVLP	54

# H08A、H08C、H08D 指令說明文件




2.46	NOP	55
2.47	POP	56
2.48	RCALL	57
2.49	RET	58
2.50	RETI	59
2.51	RETL	
2.52	RJ	
2.53	RLF	62
2.54	RLFC	63
2.55	RRF	64
2.56	RRFC	65
2.57	SETF	66
2.58	SLP	67
2.59	SUBC	68
2.60	SUBF	69
2.61	SUBL	70
2.62	SWPF	71
2.63	TBLR	72
2.64	TFSZ	73
2.65	XORF	74
2.66	XORL	



#### Introduction 1

H08C, H08D compared to H08A increase in the instruction part, as long as it is to improve the C language compilation efficiency. This article mainly introduces the instruction set, including the instruction quick index form and the instruction detail part. In order to familiarize users with the content of this document as soon as possible, several points need to be made accordingly.



H08A basic 66 instructions

H08C has 69 instructions · with basic 66 instructions increased 3 instruction with C H08D has 69 instructions · withH08Cincreased 2 instruction · C language compilation efficiency is more improved



In this document, 'w' represents the working register and 'f' the register (which can include user-defined registers for general functions or special functions); 'b' represents the bit b of the register; 'n' is memory location or program memory location  $\cdot$  'k' is an 8-bit constant  $\cdot$  'd' means the data where the data is stored; d= 0 means stored in the W working register; d = 1 means stored in the f register  $\cdot$  'a' indicates where the data is stored in memory, a = 0 stored in the current memory location; a = 1 stored in the memory location specified in the BSRCN feature function register  $\cdot$  Also includes:

SPR	function
WREG	Move data, computing, judge
STATUS  The judgment of C, OV, DC, etc., the flag will change according to the execution result of the relevant instructions	
PSTATUS The chip enters sleep or idle,WDT overflog	
PC Program Counter · PCLATH,PCLATL	
FSR	FRS0(FSR0H/FSR0L) FSR1(FSR1H/FSR1L)
PRODH	Product Register of Multiply High Byte
PRODL Product Register of Multiply Low Byte	
fs	Register
fd	Register
REG	Register
REG1	Register
MSB	Highest bit
LSB	Lowest bit
Bit	bit

Each instruction in the instruction rapid index form can be hyperlinked so that the reader can quickly access the instruction section • The instructions in this instruction set are: 'LBSR k', 'LDPR k, f', 'MVLP k', 'TBLK \*' DAW and subtraction instructions • In order to avoid using errors, these instructions are recommended for readers to familiarize themselves with the detailed instructions •



# **Instruction Index**

Instruction		Description	Cycles	Status Affected	
BYTE-OI	BYTE-ORIENTED FILE REGISTER OPERATIONS				
ADDC	f,d,a	Add W, F and C, and place the result to W or F.	1	C,DC,N,OV,Z	
ADDF	f,d,a	Add W and F, and place the result to W or F.	1	C,DC,N,OV,Z	
ADDL	k	Add constant k and W, and place the result to W.	1	C,DC,N,OV,Z	
ANDF	f,d,a	AND W and F, and place the result to W or F	1	N,Z	
ANDL	k	AND constant k and W, and place the result to W.	1	N,Z	
ARLC	f,d,a	Rotate left F value and C and place the result to W or F.	1	C,N,OV,Z	
ARRC	f,d,a	Rotate right F value, MSB remains unchanged, moves LSB to C.	1	C,N,Z	
CLRF	f,a	Clear F contents to 0.	1	None	
COMF	f,d,a	Complement F value and place the result to W or F.	1	N,Z	
CPSE	f,a	If F=W, skip the next instruction.	1(2)(3)	None	
CPSG	f,a	If F>W, skip the next instruction.	1(2)(3)	None	
CPSL	f,a	If F <w, instruction.<="" next="" skip="" td="" the=""><td>1(2)(3)</td><td>None</td></w,>	1(2)(3)	None	
DCF	f,d,a	Subtract 1 of F value and place the result to W or F.	1	C,DC,N,OV,Z	
DCSUZ	f,d,a	If subtracts 1 of F value, the value≠0, skip the next instruction and place the result to W or F.	1(2)(3)	None	
DCSZ	f,d,a	If subtracts 1 of F value, the value is 0, skip the next instruction and place the result to W or F.	1(2)(3)	None	
INF	f,d,a	Add 1 to F value, and place the result to W or F.	1	C,DC,N,OV,Z	
INSUZ	f,d,a	Add 1 to F value, if the value≠0, skip the next instruction and place the result to W or F.	1(2)(3)	None	
INSZ	f,d,a	Add 1 to F value, if the value =0, skip the next instruction and place the result to W or F.	1(2)(3)	None	
ORF	f,d,a	Inclusive OR W and F, and place the result to W or F.	1	N,Z	
ORL	k	OR constant k and w, and place the result to W.	1	N,Z	
LBSR	k	Move constant k to register BSRCN.	1	None	
_DPR	k,f	Move constant k (9-bit) to register FSR (f = $0 \sim 1$ ).	2	None	
MULF	f,a	Multiply W and F.	2	None	
MULL	k	Do multiplication of constant k and W.	2	None	
MVF	f,d,a	Move W value to F(d=1) or move F value to W(d=0).	1	None	
MVFF	fs,fd	Move Fs data to Fd.	2	None	
MVL	k	Move constant k to W.	1	None	
RETL	k	Place top-of-stack value to PC, and configure W value as k. Main program will be executed from current PC value.	2	None	
RLF	f,d,a	Rotate left F value and place the result to W or F.	1	N,Z	
RLFC	f,d,a	Rotate left F value and C and place the result to W or F.	1	C,N,Z	
RRF	f,d,a	Rotate right F value and place the result to W or F.	1	N,Z	
RRFC	f,d,a	Rotate right F value and C and place the result to W or F.	1	C,N,Z	

Remark f

- f Register
- Memory address

- b Register b bitk 8 bit constant
- d Data stored place; d = 0 means it is saved in accumulator W; d = 1 means it is saved in register f.
- a Memory address where data is stored, a=0 means saved in current memory address ; a=1 means it is saved in the appointed memory address of register BSRCN.



**Instruction Index(continued)** 

Instruction		Description	Cycles	Status Affected	
CONTR	CONTROL OPERATIONS				
SETF	f,a	Configure F value as 0xFF.	1	None	
SUBC	f,d,a	Subtract W of F value and reverse C and place the result to W or F.	1	C,DC,N,OV,Z	
SUBF	f,d,a	Subtract W of F value and place the result to W or F.	1	C,DC,N,OV,Z	
SUBL	k	Subtract constant k and W and place the result to W.	1	C,DC,N,OV,Z	
SWPF	f,d,a	Switch the high and low 4 bit of F value and place the result to W or F.	1	None	
TFSZ	f,a	Test if F value equals to 0. If=0, skip the next instruction.	1(2)(3)	None	
XORF	f,d,a	Exclusive OR W and F and place the result to W or F.	1	N,Z	
XORL	k	XOR constant k and W and place the result to W.	1	N,Z	
JNN	n	If N = 0, jump to address n.	1(2)	None	
JNO	n	If OV = 0, jump to address n.	1(2)	None	
JNZ	n	If Z = 0, jump to address n.	1(2)	None	
JO	n	If OV = 1, jump to address n.	1(2)	None	
JZ	n	If Z = 1, jump to address n.	1(2)	None	
NOP		Blank instruction.	1	None	
POP		Subtract 1 of stack pointer register, read out the pointed stack value to register, TOS.	1	None	
RCALL	n	Save the PC value of instruction to top-of-stack and jump to address: n,-1024≤n≤1023	2	None	
RET	s	Return from vice program and read the top-of-stack value to PC and the main program is executed from the current PC value.	2	None	
RETI	s	Return form interrupt and read the top-of-stack value to PC, and the main program will be executed form current PC value.	2	GIE	
RJ	n	Unconditionally jump to n,-1024 ≦ n ≦ 1023	2	None	
SLP	f,a	Go to sleep mode.		PD	

Remark

- f Register
- n Memory address

- b Register b bit
  - 8 bit constant
- d Data stored place; d = 0 means it is saved in accumulator W; d = 1 means it is saved in register f.
- a Memory address where data is stored, a=0 means saved in current memory address; a=1 means it is saved in the appointed memory address of register BSRCN.



# 指令快速索引(續)

Instruc	tion	Description	Cycles	Status Affected	
BIT-ORIE	BIT-ORIENTED FILE REGISTER OPERATIONS				
BCF	f,b,a	Configure a specific bit of F as 0.	1	None	
BSF	f,b,a	Configure a specific bit of F as 1.	1	None	
BTGF	f,b,a	NOT a specific bit of F.	1	None	
BTSS	f,b,a	Test if a specific bit of F equals to 1. If=1, skip the next instruction.	1(2)(3)	None	
BTSZ	f,b,a	Test if a specific bit of F equals to 0. If=0, skip the next instruction.	1(2)(3)	None	
PROGRA	PROGRAM MEMORY OPERATIONS				
MVLP	k	Move constant k ( $0 \le k \le 16384$ ) to TABLE pointer (TBLPTRH/TBLPTRL).	2	None	
TBLR	*	Make the contents of TBLPTR as address pointer, read program memory contents to register, TBLDH/TBLDL.	2	None	
TBLR	*+	Make the contents of TBLPTR as address pointer, read program memory contents to register, TBLDH/TBLDL. And +1 to address pointer.	2	None	

Remark f Register

b Register b bit

n Memory address

k 8 bit constant

d Data stored place; d = 0 means it is saved in accumulator W; d = 1 means it is saved in register f.

a Memory address where data is stored, a=0 means saved in current memory address : a=1 means it is saved in the appointed memory address of register BSRCN.



#### 2 Detailed instructions

#### **2.1 ADDC**

ADD w and Carry bit to f

**Syntax:** ADDC f, d, a

**Operands:**  $0 \le f \le 255$ ;  $d \in (0, 1)$ ;  $a \in (0, 1)$ 

**Operation:** (W) + (f) + (Status<C $>) <math>\rightarrow$  destination

Status Affected: C, DC, N, OV, Z

**Description:** Add accumulator W value, register f value and carry flag C together and place the

result to d appointed register;

If d = 0, the operation result will be placed into accumulator W;

If d = 1, the operation result will be placed into register f;

If a = 0, the operation result will be placed into current RAM address;

If a=1, the operation result will be placed to register BSRCN appointed RAM address.

Words: 1

Cycles: 1

**Example 1:** ADDC REG, 0, 0

Before Instruction: After Instruction:

W=001H W=020H

REG(080H)=01FH REG(080H)=01FH

C=DC=N=OV=Z=0 DC=1, C=N=OV=Z=0

**Remark:** d=0, the execution result will be placed into accumulator W.

**Example 2:** ADDC REG, 1, 1 (if BSRCN=001H)

Before Instruction: After Instruction:

W=001H W=001H

REG(170H)=00EH REG(170H)=010H

C=1, DC=N=OV=Z=0 DC=1, C= N=OV=Z=0

**Remark:** d=1, the execution result will be placed into register f.

a= 1, the result will be placed back into register BSRCN appointed RAM address.



#### **2.2 ADDF**

ADD w to F

Syntax: **ADDF** f, d, a

**Operands:**  $0 \le f \le 255; d \in (0, 1);$ a € (0, 1)

**Operation:** (W) + (f) → destination

Status Affected: C, DC, N, OV, Z

**Description:** Add accumulator W value and register f value together, then place the result to d appointed

register;

If d = 0, the operation result will be placed into accumulator W;

If d = 1, the operation result will be placed into register f;

If a = 0, the operation result will be placed into RAM address;

If a=1, the operation result will be placed into appointed RAM address of register BSRCN.

Words: Cycles: 1

Example 1: **ADDF** REG, 0, 0

> **Before Instruction: After Instruction:**

W=001H W=020H

REG(080H)=01FH REG(080H)=01FH C=DC=N=OV=Z=0 DC=1, C= N=OV=Z=0

**Remark:** d=0, the execution result will be placed into accumulator W.

a=0 is default value. If program a=0, then this argument can not be added into this program.

Example 2: **ADDF** REG, 1

> **Before Instruction: After Instruction:**

W=001H W=001H

REG(080H)=01FH REG(080H)=020H C=DC=N=OV=Z=0 DC=1, C= N=OV=Z=0

**Remark:** d=1, the execution result will be placed into register f.The default value is a=0. If program a=0, then

this argument can not be added into this program.

Example 3: **ADDF** REG, 1, 1 (if BSRCN=001H)

**Before Instruction:** W=001H

REG(070H)=00EH W=001H REG1(170H)=020H REG(070H)=00EH DC=1. C= N=OV=Z=0 REG1(170H)=01FH

C=DC=N=OV=Z=0

**After Instruction:** 

Remark: d=1, the result will be placed into register f.

a=1, the result will be placed into register BSRCN appointed RAM address.

Though REG RAM address is 070H, BSRCN=001H will be operated with registe170H value



#### And the result will be placed to address, 170H

#### **2.3 ADDL**

ADD Literal to w

**Syntax:** ADDL k

**Operands:**  $0 \le k \le 255$ 

**Operation:**  $(W) + K \rightarrow W$ 

Status Affected: C, DC, N, OV, Z

**Description:** Add accumulator W value and k value, and place the result to accumulator W.

Words: 1

Cycles: 1

**Example 1:** ADDL 00FH

Before Instruction: After Instruction:

W=001H W=010H

C=DC=N=OV=Z=0 DC=1, C=N=OV=Z=0

**Remark:** Add low 4 bit together will generates carry bit. Half carry bit flag, DC=1.

Example 2: ADDL 00FH

Before Instruction: After Instruction:

W=071H W=080H

C=DC=N=OV=Z=0 DC=N=OV=1, C=Z=0

**Remark:** Add low 4 bit together will generates carry bit. Half carry bit flag, DC=1.

If the result>127, it is deemed as negative, negative flag N=1.

After execution, bit 7=1, overflow flag OV=1

**Example 3:** ADDL 00FH

Before Instruction: W=090H

W=081H DC=N=1, C=OV=Z=0

C=DC=N=OV=Z=0

**After Instruction:** 

**Remark:** Add low 4 bit together will generates carry bit. Half carry bit flag, DC=1.

If the result>127, it is deemed as negative, negative flag N=1.

Before execution, bit 7=1. After execution, bit 7 is 1, overflow flag remains unchanged.

Example 4: ADDL 00FH

Before Instruction: W=000H

W=0F1H C=DC=Z=1, N=OV=0

C=DC=N=OV=Z=0

**After Instruction:** 

**Remark:** The execution result > 0FFH, carry flag, C=1. Add low 4 bit together will generates carry bit.

Half carry bit flag, DC=1.

If the result is 000H, the zero flag, Z=1.



#### **2.4 ANDF**

AND w with F

Syntax: **ANDF** f, d, a

**Operands:**  $0 \le f \le 255; d \in (0, 1);$ a € (0, 1)

**Operation:** (W) AND (f)  $\rightarrow$  destination

Status Affected: N, Z

**Description:** Logic AND accumulator W value and register f value, and place the result to d appointed

register.

If d = 0, place the result to accumulator W;

If d = 1, place the result to register f;

If a = 0, place the result to RAM address;

If a=1, place the result to appointed RAM address of register BSRCN.

Words: **Cycles:** 1

Example 1: **ANDF** REG, 0

> **Before Instruction: After Instruction:**

W=055H W=000H

REG(080H)=0AAH REG(080H)=0AAH C=DC=N=OV=Z=0 Z=1, C=DC=N=OV=0

Remark: If the result is 000H, the zero flag, Z=1. If the default value is a=0, when a=0, it is alright to exclude

this argument into the program.

Example 2: **ANDF** REG, 1, 1 (if BSRCN=001H)

W=080H **Before Instruction:** 

REG(170H)=080H W=080H N=1, C=DC= OV=Z=0 REG(170H)=0FFH

C=DC=N=OV=Z=0

**After Instruction:** 

**Remark:** If the result>127, it is deemed as negative. Negative flag N=1.



#### **2.5 ANDL**

#### AND Literal with w

**Syntax:** ANDL k

**Operands:**  $0 \le k \le 255$ 

**Operation:** (W) AND  $k \rightarrow W$ 

Status Affected: N, Z

**Description:** Logic AND accumulator W value and k value, and place the result to accumulator W.

Words: 1
Cycles: 1

Example 1: ANDL 0A0H

Before Instruction: After Instruction:

W=055H W=000H

C=DC=N=OV=Z=0 Z=1, C=DC=N=OV=0

Remark: The result is 000H, zero flag is Z=1

Example 2: ANDL 0FF0H

Before Instruction: After Instruction:

W=080H W=080H

C=DC=N=OV=Z=0 N=1, C=DC=OV=Z=0

**Remark:** If the result>127, it is deemed as negative. Negative flag N=1.



#### **2.6 ARLC**

#### Another Rotate Left f through Carry

Syntax: **ARLC** f, d, a

**Operands:**  $0 \le f \le 255; d \in (0, 1);$ a € (0, 1)

**Operation:**  $(f<n>) \rightarrow destination < n+1>, (f<7>) \rightarrow Status < C>,$ 

Status< C > → destination < 0 >

Status Affected: C, N, OV, Z

**Description:** Rotate left register f value and carry flag C (this instruction is the same as RLFC function, only


differs in OV flag)

If d = 0, the result is placed to accumulator W;

If d = 1, the result is placed to register f;

If a = 0, the result is placed to current RAM address;

If a = 1, the result is placed to appointed RAM address of BSRCN register.



Words:

Cycles: 1

Example 1: **ARLC** REG, 1, 0

> **Before Instruction:** WREG(02CH)=00FH

WREG(02CH)=00FH REG(080H)=054H

REG(080H)=0AAH C=OV=1, N=Z=0

C=N=OV=Z=0

**After Instruction:** 

**Remark:** BIT7 result moves from  $1\rightarrow 0$ , so overflow flag, OV=1.

Example 2: **ARLC** REG, 0, 1

> **Before Instruction: After Instruction:**

WREG(02CH)=0FH WREG(02CH)=0D4H REG(170H)=0EAH REG(170H)=0EAH C=N=OV=Z=0 C=N=1, OV=Z=0

Example 3: **ARLC** REG, 1, 1

> **Before Instruction: After Instruction:**

WREG(02CH)=00FH WREG(02CH)=00FH REG(170H)=080H REG(170H)=000H C=N=OV=Z=0 C=OV=Z=1, N=0



#### **2.7 ARRC**

#### Another Rotate Right f through Carry

Syntax: **ARRC** f, d, a

**Operands:**  $0 \le f \le 255; d \in (0, 1);$ a € (0, 1)

**Operation:**  $(f<n>) \rightarrow destination < n-1>, (f<7>) \rightarrow destination < 7>,$ 

( f<0> )  $\rightarrow$  Status< C >

Status Affected: C, N, Z

**Description:** Rotate right register f value, rotate right BIT0 value to carry flag C, BIT7 stays in BIT7 address.

If d = 0, the result is placed to accumulator W;

If d = 1, the result is placed to register f;

If a = 0, the result is placed to current RAM address;

If a = 1, the result is placed to appointed RAM address of BSRCN register.



Words: 1

Cycles: 1

Example 1: **ARRC** REG, 1, 0

> **Before Instruction: After Instruction:**

WREG(02CH)=00FH WREG(02CH)=00FH REG(080H)=0AAH REG(080H)=0D5H

C=N=Z=0N=1, C= Z=0

Example 2: **ARRC** REG, 0, 1

> **Before Instruction: After Instruction:**

WREG(02CH)=00FH WREG(02CH)=02AH REG(17FH)=055H REG(17FH)=055H

C=1, N=Z=0 C=N=Z=0

Example 3: ARRC REG, 1, 1

> **Before Instruction: After Instruction:**

WREG(02CH)=00FH WREG(02CH)=00FH REG(17FH)=001H REG(17FH)=000H

C=N=Z=0C=Z=1, N=0



#### **2.8 BCF**

#### Bit Clear F

**Syntax:** BCF f, b, a

**Operands:**  $0 \le f \le 255; 0 \le b \le 7; a \in (0, 1)$ 

**Operation:**  $0 \rightarrow f < b >$ 

Status Affected: None

**Description:** Clear register f configuration as 0.

Words: 1
Cycles: 1

Example 1: BCF REG,2

Before Instruction: After Instruction:

REG(080H)=1111 1111B REG(080H)=1111 1011B

**Remark:** Clear BIT2 of register REG as 0, other bits remain unchanged.



#### **2.9 BSF**

#### Bit Set F

**Syntax:** BCF f, b, a

**Operands:**  $0 \le f \le 255; 0 \le b \le 7; a \in (0, 1)$ 

**Operation:**  $1 \rightarrow f < b >$ 

Status Affected: None

**Description:** Configure register f value as 1.

Words: 1
Cycles: 1

Example 1: BSF REG,2

Before Instruction: After Instruction:

REG(080H)=00000000B REG(080H)=00000100B

Remark: Configure BIT2 of REG as 1, other bits remain unchanged



# 2.10BTGF

#### Bit ToGgle F

**Syntax:** BTGF f, b, a

**Operands:**  $0 \le f \le 255; 0 \le b \le 7; a \in (0, 1)$ 

Operation:  $\frac{f < b >}{(f < b >)} \rightarrow f < b >$ 

Status Affected: None

**Description:** Complement a specific bit of the register.

Words: 1

Cycles: 1

**Example 1:** BTGF REG, 7, 0

Before Instruction: After Instruction:

REG(080H)=0111 1111B REG(080H)=1111 1111B

Remark: Complement BIT7 of register, REG



#### **2.11BTSS**

#### Bit Test and Skip if Set

Syntax: **BTSS** f, b, a

**Operands:**  $0 \le f \le 255; 0 \le b \le 7; a \in (0, 1)$ 

**Operation:** skip if (f < b >)=1

Status Affected: None

**Description:** Compare whether a specific bit of register is 1. Skip the next instruction if the bit is 1. If not,

execute the next instruction.

Words:

Cycles: 1(2)(3)

Example 1: **BTSS** REG, 7, 0

> MVL 001H

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=000H WREG(02CH)=000H REG(080H)=0FFH REG(080H)=0FFH

**Remark:** BIT7of register, REG is 1, so skip the next instruction.

Example 2: REG, 7, 0 **BTSS** 

> MVL 001H

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=000H WREG(02CH)=001H REG(080H)=07FH REG(080H)=07FH

Remark: BIT7of register, REG is 0, so the program can execute the next instruction.



#### **2.12BTSZ**

#### Bit Test and Skip if Zero

Syntax: **BTSZ** f, b, a

**Operands:**  $0 \le f \le 255; 0 \le b \le 7; a \in (0, 1)$ 

**Operation:** skip if (f < b >)=0

Status Affected: None

**Description:** Compare whether a specific bit of the register is 0. Skip the next instruction if the bit is 0.

If not, execute the next instruction. •

Words:

Cycles: 1(2)(3)

Example 1: **BTSZ** REG, 7, 0

001H

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=000H WREG(02CH)=001H REG(080H)=0FFH REG(080H)=0FFH

Remark: BIT7 of register, REG is not 0, so the program can execute the next instruction.

Example 2: **BTSZ** REG, 7, 0

> MVL 001H

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=000H WREG(02CH)=000H REG(080H)=07FH REG(080H)=07FH

**Remark:** BIT7 of register, REG is 0, so skip the next instruction.



#### 2.13**CALL**

#### subroutine CALL

**Syntax:** CALL n, s

**Operands:** 0 ≤ n ≤ 16384(03FFFH); s € (0, 1)

**Operation:** (PC) + 1  $\rightarrow$  TOS, n  $\rightarrow$  PC,

If s=1,

 $(WREG) \rightarrow WREGSDW,$   $(STATUS) \rightarrow STASDW$  $(BSRCN) \rightarrow BSRSDW$ 

Status Affected: STKPTR<STKFL>, STKPTR<STKOV>, Pstatus<SKERR>.

**Description:** Call vice program, the maximum call range is 2Kbytes memory range.

If s=1, register WREG, STATUS and BSRCN value will be placed into corresponding

shadow register.

If the stack is the last layer of the specific product after calling vice program, flag bit,

STKFL will be configured as 1.

Under SBMSET1<7>=0 condition, STKOV flag will be configured as 1 when stack full and CALL instruction is executed, SKERR will be configured as 1. PC operates normally.

Under SBMSET1<7>=1 condition, STKOV flag will be configured as 1 when stack full and CALL instruction is executed, SKERR will be configured as 1. IC will be reset and PC will

return to 000H.

When STKFL or STKOV occurs, either one is cleared; the other one will be cleared. **Words:** 

Cycles: 2

**Example 1:** LABEL: CALL NEXT, 1

•

NEXT: NOP

Before Instruction: After Instruction:

PC = address (LABEL) PC= address (NEXT)

TOS= address (LABEL + 2)

WREGSDW= WREG BSRSDW= BSRCN

STASDW=STATUS

Remark: When s=1, register WREG, STATUS and BSRCN value will be placed into corresponding

shadow register.

2



#### **2.14CLRF**

#### CLeaR F

**Syntax:** CLRF f, a

**Operands:**  $0 \le f \le 255$ ;  $a \in (0, 1)$ 

**Operation:**  $000H \rightarrow f$ 

Status Affected: None

**Description:** Clear register f value to 0.

Words: 1
Cycles: 1

Example 1: CLRF REG, 0

Before Instruction: After Instruction:

REG(080H)=055H REG(080H)=000H

**Remark:** Clear register, REG value as 0.



#### **2.15COMF**

#### **COMplement F**

Syntax: COMF f, d, a

**Operands:**  $0 \le f \le 255; d \in (0, 1);$ a € (0, 1)

(f) → destination **Operation:** 

Status Affected: N, Z

**Description:** The value of register f is complemented and the result is stored in d appointed register.

If d = 0, the result is stored in accumulator W;

If d = 1, the result is stored in register f;

If a = 0, the result is stored in RAM address;

If a = 1, the result is stored in the appointed RAM address of BSRCN register.

Words: 1

**Cycles:** 1

Example 1: **COMF** REG, 0, 0

> **Before Instruction: After Instruction:**

WREG(02CH)=055H WREG(02CH)=000H REG(080H)=0FFH REG(080H)=0FFH

N=Z=0Z=1, N=0

Example 2: COMF REG, 1, 1 (if BSRCN=001H)

**Before Instruction: After Instruction:** 

WREG(02CH)=055H WREG(02CH)=055H REG(170H)=055H REG(170H)=0AAH

N=Z=0N=1, Z=0



#### **2.16CPSE**

ComPare f with w, Skip if f Equal w

Syntax: **CPSE** f, a

**Operands:**  $0 \le f \le 255$ ;  $a \in (0, 1)$ 

**Operation:** skip if (f) = (W)

Status Affected: None

**Description:** Compare register value and accumulator W value. If the value is equivalent, skip the next

value. If the value is > or <, continue the next instruction.

Words:

Cycles: 1(2)

Example 1: **CPSE** REG, 0

001H MVL

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=000H WREG(02CH)=000H REG(080H)=000H REG(080H)=000H

**Remark:** The value of register f and accumulator W is the same, skip the next instruction.

Example 2: CPSE REG, 1 (if BSRCN=001H)

> MVL 001H

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=000H WREG(02CH)=001H REG(170H)=07FH REG(170H)=07FH

**Remark:** The value of register f and accumulator W is different, continue the next instruction.



#### **2.17CPSG**

ComPare f with w, Skip if f Greater than w

Syntax: **CPSG** f, a

**Operands:**  $0 \le f \le 255$ ;  $a \in (0, 1)$ 

**Operation:** skip if (f) > (W)

Status Affected: None

**Description:** Compare the register value and accumulator W value.

> If register value is greater than accumulator W value, skip the next instruction.. If register value is smaller than accumulator W value, continue the next instruction.

Words: 1

**Cycles:** 1(2)

Example 1: **CPSG** REG, 0

MVL 00FH

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=005H WREG(02CH)=005H REG(080H)=006H REG(080H)=006H

**Remark:** The value of register f is greater than accumulator W content, skip the next instruction.

Example 2: **CPSG** REG, 1 (if BSRCN=001H)

> MVL 00FH

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=005H WREG(02CH)=00FH REG(170H)=005H REG(170H)=005H

**Remark:** The value of register f and accumulator W content is the same, continue the next instruction.



## **2.18CPSL**

ComPare f with w, Skip if f Less than w

Syntax: **CPSL** f, a

**Operands:**  $0 \le f \le 255$ ;  $a \in (0, 1)$ 

**Operation:** skip if (f) < (W)

Status Affected: None

**Description:** Compare the register value and accumulator W value.

If register value is smaller than accumulator W value, skip the next instruction.

If register value is greater or equivalent to accumulator value, continue the next instruction.

Words: 1

**Cycles:** 1(2)

Example 1: **CPSL** REG, 0

MVL 00FH

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=005H WREG(02CH)=005H REG(080H)=004H REG(080H)=004H

**Remark:** Register f value is smaller than accumulator W value, skip the next instruction.

Example 2: **CPSL** REG, 1 (if BSRCN=001H)

> MVL 00FH

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=005H WREG(02CH)=00FH REG(170H)=005H REG(170H)=005H

**Remark:** Register f value is equivalent to accumulator value, continue the next instruction.



# 2.19**CWDT**

Clear WatchDog Timer

Syntax: CWDT Operands: None

**Operation:** 000H → Watch dog counter

Status Affected: Pstatus<TO>

**Description:** Clear zero the content of watch dog timer.

Words: 1
Cycles: 1

**Example 1:** CWDT

Before Instruction: After Instruction:

WDT counter = ??? WDT counter = 000HPstatus<TO> = 0



#### 2.20 DCF

#### DeCrement F

Syntax: DCF f, d, a

**Operands:**  $0 \le f \le 255$ ;  $d \in (0, 1)$ ; a € (0, 1)

**Operation:** (f)  $-1 \rightarrow$  destination

Status Affected: C, DC, N, OV, Z

**Description:** Subtract 1 of register f value, and place the result back to d appointed register.

If d = 0, the result is placed to accumulator W;

If d = 1, the result is placed to register f;

If a = 0, the result is placed to RAM address;.

If a = 1, the result is stored in the appointed RAM address of BSRCN register.

Words:

Cycles: 1

Example 1: DCF REG, 0, 0

> **Before Instruction: After Instruction:**

WREG(02CH)=055H WREG(02CH)=0FEH REG(080H)=0FFH REG(080H)=0FFH C=DC=N=OV=Z=0 C=DC=N=1, OV=Z=0

**Remark:** C, DC has not been borrowed, so C=DC=1; the result >127, so N=1.

Example 2: DCF REG, 1, 1 (if BSRCN=001H)

**Before Instruction: After Instruction:** 

WREG(02CH)=055H WREG(02CH)=055H REG(170H)=000H REG(170H)=0FFH C=DC=N=OV=Z=0 N=1, C=DC=OV=Z=0

Remark: C, DC has been borrowed, so C=DC=0; the result still >127, so N=1.

Example 3: DCF REG, 1, 0

> **Before Instruction: After Instruction:**

WREG(02CH)=055H WREG(02CH)=055H REG(080H)=080H REG(080H)=07FH C=DC=N=OV=Z=0 C= OV=1, DC= N= Z=0

Remark: Only DC has been borrowed, so DC=0, C=1; BIT7 has changed from 1to 0 after execution, so

OV=1.

# H08A、H08C、H08D 指令說明文件



Example 4: DCF REG, 0, 0

Before Instruction:

WREG(02CH)=055H WREG(02CH)=000H
REG(080H)=001H REG(080H)=001H
C=DC=N=OV=Z=0 C= DC= Z=1, N=OV=0

**After Instruction:** 

**Remark:** C, DC has not been borrowed, so C=DC=1; the result is 0, so Z=1.



## **2.21 DCSUZ**

DeCrement f, Skip if Un-Zero

Syntax: **DCSUZ** f, d, a

**Operands:**  $0 \le f \le 255; d \in (0, 1);$ a € (0, 1)

**Operation:** (f)  $-1 \rightarrow$  destination, skip if destination $\neq 0$ 

Status Affected: None

**Description:** Compare the decremented register value with 0. If register value is not equal to 0, skip

the next instruction. If the value is 0, continue the next instruction and place the result to

d appointed register.

If d = 0, the result is placed in accumulator W;

If d = 1, the result is placed in register f;

If a = 0, the result is placed in RAM address;

If a = 1, the result is placed in the appointed address of register BSRCN.

Words: 1

Cycles: 1(2)(3)

Example 1: **DCSUZ** REG, 1, 0

> 00AH MVL

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=00FH WREG(02CH)=00AH REG(080H)=001H REG(080H)=000H

Remark: If the result is 0, continue to execute the next program, and the result will be placed in register

REG.

Example 2: DCSUZ REG, 0, 1 (if BSRCN=001H)

> MVL 00AH

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=055H WREG(02CH)=0FFH REG(170H)=000H REG(170H)=000H

**Remark:** If the result is not 0, skips the next instruction and places the result to accumulator W.



#### **2.22 DCSZ**

DeCrement f, Skip if Zero

Syntax: **DCSZ** f, d, a

**Operands:**  $0 \le f \le 255; d \in (0, 1);$ a € (0, 1)

**Operation:** (f)  $-1 \rightarrow$  destination, skip if destination=0

Status Affected: None

**Description:** Compare the decremented register value with 0. If the register value equals to 0, skip the next

instruction. If not, continue the next instruction and place the result back to d

appointed register.

If d = 0, place the result to accumulator W;

If d = 1, place the result to register f;

If a = 0, place the result to RAM address;

If a = 1, the result is placed in the appointed address of register BSRCN.

Words: 1

Cycles: 1(2)(3)

Example 1: DCSZ REG, 0, 0

> MVL 00AH

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=00FH WREG(02CH)=000H

REG(080H)=001H REG(080H)=001H

**Remark:** The result is 0, so skip the next instruction.

Example 2: REG, 1, 1 (if BSRCN=001H) **DCSZ** 

> MVL 00AH

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=055H WREG(02CH)=00AH

REG(170H)=000H REG(170H)=0FFH

Remark: The result is not 0, so continue the next program and place the result to register REG.



#### **2.23IDLE**

#### **IDLE** mode

Syntax: IDLE

Operands: None

Operation: CPU Halt

Status Affected: Pstatus<IDLEB>

**Description:** CPU accesses to idle mode, program blank instruction executes action.

It is recommended to add NOP instruction after IDLE instruction.

Words: 1

Cycles: 1

Example 1: IDLE

NOP

Before Instruction: After Instruction:

Pstatus<IDLEB>=0 Pstatus<IDLEB>=1

**IDLE** 

NOP.....program break here



#### 2.24**INF**

#### **INcrement F**

Syntax: INF f, d, a

**Operands:**  $0 \le f \le 255$ ;  $d \in (0, 1)$ ; a € (0, 1)

**Operation:** (f) +  $1 \rightarrow$  destination

Status Affected: C, DC, N, OV, Z

**Description:** Add 1 to the content of register f and place the result to d appointed register.

If d = 0, the result is placed to accumulator W;

If d = 1, the result is placed to register f;

If a = 0, the result is placed to RAM address (000H~0FFH);

If a = 1, the result is placed in the appointed address of register BSRCN.

Words:

Cycles: 1

Example 1: INF REG, 0, 0

> **After Instruction: Before Instruction:**

WREG(02CH)=055H WREG(02CH)=000H REG(080H)=0FFH REG(080H)=0FFH C=DC=N=OV=Z=0 C=DC= Z=1, N=OV=0

Remark: C, DC is carried, so C=1. After execution, the result equals to 0, so Z=1

Example 2: INF REG, 1, 1 (if BSRCN=001H)

**Before Instruction: After Instruction:** 

WREG(02CH)=055H WREG(02CH)=055H REG(170H)=00FH REG(170H)=010H C=DC=N=OV=Z=0 DC=1, C=N=OV=Z=0

Remark: DC is carried, so DC=1

Example 3: INF REG, 1, 0

> **Before Instruction: After Instruction:**

WREG(02CH)=055H WREG(02CH)=055H REG(080H)=07FH REG(080H)=080H C=DC=N=OV=Z=0 DC= N=OV=1, C=Z=0

Remark: DC is carried, so DC=1. BIT7 changed from 0 to 1 after execution, so OV=1. If the result > 127,

N=1. °



#### **2.25INSUZ**

INcrement f, Skip if Un-Zero

Syntax: **INSUZ** f, d, a

**Operands:**  $0 \le f \le 255$ ;  $d \in (0, 1)$ ; a € (0, 1)

**Operation:** (f) + 1 → destination, skip if destination≠0

Status Affected: None

**Description:** Compare the register incremented value with 0. If the register value is not 0, then skip the next

instruction. If the value equals to 0, then continue executing next instruction and store the

result to d appointed register.

If d = 0, the result is placed to accumulator W;

If d = 1, the result is placed to register f;

If a = 0, the result is placed to RAM address;

If a = 1, the result is placed in the appointed address of register BSRCN.

Words:

**Cycles:** 1(2)(3)

Example 1: **INSUZ** REG, 1, 0

> 00AH MVL

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=00FH WREG(02CH)=00AH REG(080H)=0FFH REG(080H)=000H

**Remark:** The result is 0, so continue the next program. The result will be placed back to register REG.

Example 2: **INSUZ** REG, 0, 1 (if BSRCN=001H)

> MVL 00AH

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=055H WREG(02CH)=001H REG(170H)=000H REG(170H)=000H

Remark: The result is not 0, so skip the next instruction. The result will be stored in accumulator W.



#### **2.26INSZ**

INcrement f, Skip if Zero

Syntax: **INSZ** f, d, a

**Operands:**  $0 \le f \le 255$ ;  $d \in (0, 1)$ ; a € (0, 1)

**Operation:** (f) + 1 → destination, skip if destination=0

Status Affected: None

**Description:** Compare the incremented register value with 0. If the value is 0, skip the next instruction.

If not equals to 0, continue the next instruction and store the result to d appointed register.

If d = 0, the result is placed to accumulator W;

If d = 1, the result is placed to register f;

If a = 0, the result is placed to RAM address;.

If a = 1, the result is placed in the appointed address of register BSRCN.

Words:

Cycles: 1(2)(3)

Example 1: **INSZ** REG, 0, 0

> MVL 00AH

NOP

**After Instruction: Before Instruction:** 

WREG(02CH)=00FH WREG(02CH)=000H

REG(080H)=0FFH REG(080H)=0FFH

**Remark:** The result is 0, skip the next instruction.

Example 2: REG, 1, 1 (if BSRCN=001H) **INSZ** 

> MVL 00AH

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=055H WREG(02CH)=00AH

REG(170H)=000H REG(170H)=001H

**Remark:** The result is not 0, so continue the next instruction and place the result to register REG.



#### **2.27IORF**

#### Inclusive OR w with F

Syntax: **IORF** f, d, a

**Operands:**  $0 \le f \le 255$ ;  $d \in (0, 1)$ ; a € (0, 1)

**Operation:** (W) OR (f)  $\rightarrow$  destination

Status Affected: N. Z

**Description:** Inclusive OR accumulator W value and register F value, and place the result to d appointed

register.

If d = 0, the result is placed to accumulator W;

If d = 1, the result is placed to register f;

If a = 0, the result is placed to RAM address;

If a = 1, the result is placed in the appointed address of register BSRCN.  $\circ$ 

Words: 1

Cycles: 1

Example 1: **IORF** REG, 0, 0

> **Before Instruction: After Instruction:**

WREG(02CH)=055H WREG(02CH)=0FFH REG(080H)=0AAH REG(080H)=0AAH

N=Z=0N=1, Z=0

**Remark:** The result >127, so N=1.

Example 2: **IORF** REG, 1, 1 (if BSRCN=001H)

**Before Instruction: After Instruction:** 

WREG(02CH)=00FH WREG(02CH)=00FH REG(170H)=0F0H REG(170H)=0FFH

N=Z=0N=1, Z=0

**Remark:** The result >127, so N=1.



## **2.28IORL**

Inclusive OR Literal with w

Syntax: **IORL** k

**Operands:**  $0 \le k \le 255$ 

**Operation:** (W) OR  $k \rightarrow W$ 

Status Affected: N, Z

**Description:** Inclusive OR accumulator W value and k and then place the result back to accumulator W.

Words: 1 Cycles: 1

Example 1: **IORL** 055H

> **Before Instruction: After Instruction:**

WREG(02CH)=0AAH WREG(02CH)=0FFH

N=Z=0N=1, Z=0

**Remark:** The result>127, so N=1.

Example 2: **IORL** 000H

> **Before Instruction: After Instruction:**

WREG(02CH)=000H WREG(02CH)=000H

N=Z=0Z=1, N=0

**Remark:** The result is 0, so Z=1.



## 2.29JC

## Jump if Carry

**Syntax:** JC n

**Operands:**  $-128 \le n \le 127$ 

**Operation:** If Status <carry bit> is 1, jump to n

Status Affected: None

**Description:** When the carry flag C=1 of status register, jump to the appointed address n.

Words: 1

**Cycles:** 1(2)

Example 1: LABEL: JC NEXT

:

NEXT: NOP

Before Instruction: After Instruction:

PC = address (LABEL)

If C=0, PC= address (LABEL + 1)

If C=1, PC= address (NEXT)



## 2.30JMP

#### unconditional JuMP

**Syntax:** JMP n

**Operands:**  $0 \le n \le 16384(03FFFH)$ 

**Operation:**  $n \rightarrow PC$ 

Status Affected: None

**Description:** 無條件跳躍至指定的位址 n。

Words: 2
Cycles: 2

**Example 1:** LABEL: JMP NEXT

:

NEXT: NOP

Before Instruction: After Instruction:

PC = address (LABEL)

PC= address (NEXT)



## 2.31JN

## Jump if Negative

**Syntax:** JN n

**Operands:**  $-128 \le n \le 127$ 

**Operation:** If Status <negative bit> is 1, jump to n

Status Affected: None

**Description:** When the negative flag N=1 of status register, jump to the appointed address n.

Words: 1

**Cycles:** 1(2)

Example 1: LABEL: JN NEXT

:

NEXT: NOP

Before Instruction: After Instruction:

PC = address (LABEL)

If N=0, PC= address (LABEL + 1)

If N=1, PC= address (NEXT)



## 2.32JNC

Jump if Not Carry

Syntax: JNC n

**Operands:** -128  $\leq$  n  $\leq$  127

Operation: If Status <carry bit> is 0, jump to n

Status Affected: None

**Description:** When carry flag C=0 of status register, jump to appointed address n.

Words:

**Cycles:** 1(2)

Example 1: LABEL: JNC NEXT

NEXT: NOP

**Before Instruction: After Instruction:** 

PC = address (LABEL) If C=0, PC= address (NEXT)

If C=1, PC= address (LABEL + 1)



## 2.33JNN

## Jump if Not Negative

**Syntax:** JNN n

**Operands:**  $-128 \le n \le 127$ 

**Operation:** If Status <negative bit> is 0, jump to n

Status Affected: None

**Description:** When the negative flag N=0 of status register, jump to the appointed address n.

Words: 1

**Cycles:** 1(2)

Example 1: LABEL: JNN NEXT

:

NEXT: NOP

Before Instruction: After Instruction:

PC = address (LABEL) If N=0, PC= address (NEXT)

If N=1, PC= address (LABEL + 1)



## 2.34JNO

## Jump if Not Overflow

**Syntax:** JNO n

**Operands:**  $-128 \le n \le 127$ 

**Operation:** If Status < overflow bit> is 0, jump to n

Status Affected: None

**Description:** When overflow flag OV=0 of status register, jump to appointed address n.

Words: 1

**Cycles:** 1(2)

**Example 1:** LABEL: JNO NEXT

:

NEXT: NOP

Before Instruction: After Instruction:

PC = address (LABEL) If OV=0, PC= address (NEXT)

If OV=1, PC= address (LABEL + 1)



## 2.35**JNZ**

## Jump if Not Zero

Syntax: JNZ n

**Operands:** -128  $\leq$  n  $\leq$  127

Operation: If Status <zero bit> is 0, jump to n

Status Affected: None

**Description:** When the zero flag Z=0 of status register, jump to the appointed address n.

Words:

**Cycles:** 1(2)

Example 1: LABEL: JNZ NEXT

NEXT: NOP

**Before Instruction: After Instruction:** 

PC = address (LABEL) If Z=0, PC= address (NEXT)

If Z=1, PC= address (LABEL + 1)



## 2.36JO

## Jump if Overflow

**Syntax:** JO n

**Operands:**  $-128 \le n \le 127$ 

**Operation:** If Status < overflow bit> is 1, jump to n

Status Affected: None

**Description:** When overflow flag OV=1 of status register, jump to the appointed address n.

Words: 1

**Cycles:** 1(2)

Example 1: LABEL: JO NEXT

:

NEXT: NOP

Before Instruction: After Instruction:

PC = address (LABEL)

If OV=0, PC= address (LABEL + 1)

If OV=1, PC= address (NEXT)



## 2.37JZ

#### Jump if Zero

**Syntax:** JZ n

**Operands:**  $-128 \le n \le 127$ 

**Operation:** If Status <zero bit> is 1, jump to n

Status Affected: None

**Description:** When zero flag Z=1 of status register, jump to the appointed address n.

Words: 1

**Cycles:** 1(2)

Example 1: LABEL: JZ NEXT

:

NEXT: NOP

Before Instruction: After Instruction:

PC = address (LABEL) If Z=0, PC= address (LABEL + 1)

If Z=1, PC= address (NEXT)



## **2.38LBSR**

Load literal into Bank Select Register

**Syntax:** LBSR k

**Operands:**  $0 \le k \le 7$ 

**Operation:**  $k \rightarrow BSRCN$ 

Status Affected: None

**Description:** Move constant k to Bank Select Register (BSRCN) to configure data origin address.

Words: 1

Cycles: 1

**Example 1:** LBSR 001H ..... total instruction cycles = 1

Before Instruction: After Instruction:

BSRCN=000H BSRCN=001H

Remark: Configure BSRCN=001H.

Example 2: MVL 001H

MVF BSRCN, 1, 0 ..... total instruction cycles = 2

Before Instruction: After Instruction:

BSRCN=000H BSRCN=001H

**Remark:** This sample program action is the same with Example 1



#### 2.39LDPR

#### LoaD Point into fsR

Syntax: **LDPR** k, f

**Operands:**  $0 \le k \le 1279(04FFH)$ ;  $0 \le f \le 1$ 

**Operation:**  $k \rightarrow FSR (FSRxH, FSRxL)$ 

Status Affected: None

**Description:** Data addressing method not only include direct addressing and instant addressing, but also

indirect addressing. The purpose of this instruction is to simplify indirect addressing

configuration way.

Indirect addressing utilizes register, FSR (File Select Register). Register FSR stores data address and data value is place in register INDF. There are two FSR registers of indirect addressing that currently can be used, namely FSR0 and FSR1 register. The definition memory address length can reach 11 bits. It can be further divided into 2 high bit registers, FSR0 is separated into FSR0H and FSR0L, and FSR1 can be portioned out FSR1H and

FSR1. L. Memory data is saved in between INDF0 and INDF1 correspondingly.

Words: 2 Cycles: 2

Example 1: **LDPR** 017FH, 0

> MVL 0AAH

MVF INDF0, 1, 0 ..... total instruction cycles = 4

**Before Instruction: After Instruction:** 

FSR0H=000H FSR0H=001H FSR0L=080H FSR0L=07FH INDF0=0FFH INDF0=0AAH

Address (017FH)=055H Address (017FH)=0AAH

**Remark:** f=0 is default value, FSR0. If f argument is 0 of the program, it can be saved.

Sample program describes the way to use indirect addressing to write data value, 0AAH of data

address (017FH). •

Example 2: MVL 07FH

> MVF FSR0L, 1, 0 MVL 001H **MVF** FSR0H, 1, 0 MVL 0AAH

MVF ..... total instruction cycles = 6 INDF0, 1, 0

**Remark:** This program action is the same as described in Example 1



#### 2.40 **MULF**

#### MULtiply w with F

Syntax: **MULF** f, a

**Operands:**  $0 \le f \le 255$ ;  $a \in (0, 1)$ 

**Operation:** (W)  $\times$  (f)  $\rightarrow$  PRODH (high byte), PRODL (low byte)

Status Affected: None

**Description:** Multiply accumulator W value and register f value and then place the result to PRODH,

PRODL registers.

a = 0 or a = 1 configuration is determined by RAM address of register f.

If a = 0 means register f exists in 080H to 0FFH appointed RAM address (BSRCN=000H).

If a = 1 means register f exists in 100H to 17FH appointed RAM address (BSRCN=001H).

Words: 1

Cycles: 2

Example 1: **MULF** REG, 1

> **Before Instruction: After Instruction:**

WREG(02CH)=00FH WREG(02CH)=00FH

REG(017FH)=0FFH REG(017FH)=0FFH

PRODH=?? PRODH=00EH PRODL=?? PRODL=0F1H

**Remark:** Use direct address to execute multiplication.

Example 2: **MULF** INDF0, 0

> **Before Instruction: After Instruction:**

WREG(02CH)=00FH WREG(02CH)=00FH

FSR0H=001H, FSR0L=07FH FSR0H=001H, FSR0L=07FH

Address (017FH)=0FFH Address (017FH)=0FFH

PRODH=?? PRODH=00EH PRODL=?? PRODL=0F1H

**Remark:** Use indirect address to execute multiplication.



## 2.41 **MULL**

## MULtiply Literal with w

**Syntax:** MULL k

**Operands:**  $0 \le k \le 255$ 

**Operation:** (W)  $\times$  k  $\rightarrow$  PRODH (high byte), PRODL (low byte)

Status Affected: None

**Description:** Multiply constant k and accumulator W value and place the result to register, PRODH and

PRODL. •

Words: 1

Cycles: 2

Example 1: MULL 0FFH

Before Instruction: After Instruction:

WREG(02CH)=00FH WREG(02CH)=00FH

PRODH=?? PRODH=00EH
PRODL=?? PRODL=0F1H



#### 2.42**MVF**

MoVe F to w or MoVe w to F

Syntax: **MVF** f, d, a

**Operands:**  $0 \le f \le 255$ ;  $d \in (0, 1)$ ; a € (0, 1)

**Operation:**  $(f) \rightarrow W$ , or  $(W) \rightarrow f$ 

Status Affected: None

**Description:** Move register f value to accumulator W; or move accumulator W value to register f.

If d = 0, it means moving register f value to accumulator W;

If d = 1m, it means moving accumulator W value to register f;

a = 0 or a =1 configuration must be determined by register f address of RAM:

If a = 0, it means register f exists in the appointed RAM address of 000H~0FFH

(BSRCN=000H)

If a = 1, it means register f exists in the appointed RAM address of 100H~17FH

(BSRCN=001H). •

Words: 1

Cycles:

Example 1: MVF REG, 0, 0

> **Before Instruction: After Instruction:**

WREG(02CH)=055H WREG(02CH)=0AAH REG(080H)=0AAH REG(080H)=0AAH REG1(170H)=0FFH REG1(170H)=0FFH

**Remark:** d=0, it means moving register REG value to accumulator W.

Example 2: MVF REG1, 1, 1 (if BSRCN=001H)

**Before Instruction: After Instruction:** 

WREG(02CH)=055H WREG(02CH)=055H REG1(170H)=0FFH REG1(170H)=055H REG(080H)=0AAH REG(080H)=0AAH

**Remark:** d=1, it means moving accumulator W value to register f.



## 2.43**MVFF**

MoVe F to F

**Syntax:** MVFF fs, fd

**Operands:**  $0 \le fs \le 1279(04FFH); 0 \le fd \le 1279(04FFH)$ 

**Operation:**  $(fs) \rightarrow fd$ 

Status Affected: None

**Description:** Move register fs value to register fd.

Words: 2
Cycles: 2

**Example 1:** MVFF REG, REG1

Before Instruction: After Instruction:

REG=055H
REG1=0AAH
REG=055H



## 2.44**MV**L

#### MoVe Literal to w

**Syntax:** MVL k

**Operands:**  $0 \le k \le 255$ 

**Operation:**  $k \rightarrow W$ 

Status Affected: None

**Description:** Move constant k to accumulator W.

Words: 1

Cycles: 1

Example 1: MVL 0FFH

Before Instruction: After Instruction:

WREG(02CH)=000H WREG(02CH)=0FFH



## 2.45**MVLP**

#### MoVe Literal to Pointer

Syntax: MVLP k

**Operands:**  $0 \le k \le 16384(03FFFh)$ 

Operation: k → TBLPTR (TBLPTRH, TBLPTRL)

Status Affected: None

**Description:** MVLP is the instruction to configure program memory pointer, mainly used in look-up-table

instruction and TBLR collocation •

Words: 2 **Cycles:** 2

Example 1: **MVLP** 001FF0H

> **After Instruction: Before Instruction:**

TBLPTRH=000H TBLPTRH=01FH TBLPTRL=000H TBLPTRL=0F0H

**Remark:** Configure program memory pointer, load constant k to reisterTBLPTR.



## 2.46**NOP**

#### No OPeration

Syntax: NOP
Operands: None

**Operation:** No operation

Status Affected: None

**Description:** No operation is executed, only delay for 1 instruction time.

Words: 1
Cycles: 1
Example 1: NOP

**Remark:** Blank instruction, only executing the delay time of 1 instruction cycle.



## 2.47**POP**

#### POP return stack

Syntax: POP **Operands:** None

**Operation:**  $(TOS) \rightarrow Bit bucket, then ((TOS) at STKPTR-1) \rightarrow TOS$ 

Status Affected: None

**Description:** 將堆疊指標(Stack Pointer)所指向堆疊層中的堆疊值丟棄,並將堆疊指標暫存器減 1 後,取出該

堆疊指標所指向堆疊層中堆疊的值,將其放在 TOS 這個暫存器中。

而 TOS 暫存器被分為 TOSH, TOSL。

Words: 1

**Cycles:** 

Example 1: LABEL: POP

1

RJLABEL1 LABEL1: NOP

**Before Instruction: After Instruction:** 

STKPTR=003H STKPTR=002H TOS= 001666H TOS= 001234H

TOS (STKPTR=002H) = 001234H PC=LABEL1

TOS (STKPTR=001H) = 000567H

PC=LABEL

Remark: If STKPTR=00H, no influence will be aroused by executing POP instruction. TOS is 0,

STKPTR is 0. °



## 2.48RCALL

#### Relative subroutine CALL

Syntax: **RCALL** 

**Operands:**  $-1024 \leq n \leq 1023$ 

**Operation:**  $(PC) + 1 \rightarrow TOS, n \rightarrow PC,$ 

Status Affected: STKPTR<STKFL>, STKPTR<STKOV>, Pstatus<SKERR>.

**Description:** Call vice program, maximum call range is ±1K bytes of memory range.

> If the layer is the top-of-stack after calling vice program, STKFL will be configured as 1. Under the configuration of SBMSET1<7>=0, if RCALL instruction is executed after stack

overflow, STKOV flag will be configured as 1.

SKERR will be configured as 1 as well. PC operates normally.

Under the configuration of SBMSET1<7>=1, if RCALL instruction is executed after stack

overflow, STKOV flag will be configured as 1.

SKERR will be configured as 1. IC will be reset and then PC will return back to 000H.

When STKFL or STKOV occurs, either one flag is erased; the other will be erased too. •

Words: 1 Cycles: 2

Example 1: LABEL: **RCALL** NEXT

NEXT: NOP

**Before Instruction: After Instruction:** 

PC = address (LABEL) PC= address (NEXT)

TOS=?? TOS= address (LABEL + 2)



#### 2.49**RET**

#### RETurn from subroutine

**Syntax:** RET s

**Operands:**  $s \in (0, 1)$ 

**Operation:**  $(TOS) \rightarrow PC$ ,

If s=1,

 $\begin{array}{l} (\mathsf{WREGSDW}) \to \mathsf{WREG}, \\ (\mathsf{STASDW}) \to \mathsf{STATUS}, \\ (\mathsf{BSRSDW}) \to \mathsf{BSRCN} \end{array}$ 

Status Affected: STKPTR<STKUN>, Pstatus<SKERR>

**Description:** Leave vice program and store stack pointer register value to PC.

If s=1, shadow register value will be placed into corresponding register (WREG,

STATUS, BSRCN).

When vice program is not called and STKPTR=000H, executes instruction RET may

result in IC reset and STKUN flag may be configured as 1.

SKERR flag will be configured as 1. •

Words: 1

Cycles: 2

Example 1: RET 1

Before Instruction: After Instruction:

None PC=TOS

WREG = WREGSDW

BSRCN = BSRSDW

STATUS = STASDW



## 2.50 **RETI**

#### **RETurn from Interrupt**

Syntax: RETI s

**Operands:** s € (0, 1)

**Operation:**  $(TOS) \rightarrow PC, 1 \rightarrow GIE$ 

If s=1,

 $\begin{array}{l} (\mathsf{WREGSDW}) \to \mathsf{WREG}, \\ (\mathsf{STASDW}) \to \mathsf{STATUS}, \\ (\mathsf{BSRSDW}) \to \mathsf{BSRCN} \end{array}$ 

Status Affected: GIE, STKPTR<STKUN>, Pstatus<SKERR>

**Description:** Return form interrupt and store the stack pointer register value to PC. Interrupt enable

pin is configured again as 1.

If s=1, shadow register value will be placed into corresponding register (WREG,

STATUS, BSRCN)

When vice program is not called and STKPTR=000H, execute RETI instruction will lead

to IC reset. STKUN flag will be configured as 1 so as SKERR flag. •

Words: 1

Cycles: 2

Example 1: RETI 1

Before Instruction: After Instruction:

None PC=TOS

BSRCN = BSRSDW STATUS = STASDW

WREG = WREGSDW

GIE=1



## 2.51 **RETL**

#### RETurn Literal to w

Syntax: RETL k

**Operands:**  $0 \le k \le 255$ 

**Operation:**  $k \rightarrow W$ , (TOS)  $\rightarrow PC$ 

Status Affected: STKPTR<STKUN>, Pstatus<SKERR>

**Description:** Return from vice program to main program. While returning the instruction, constant k

value will be loaded to accumulator W.

This instruction is often implemented in look-up-table function.

When vice program is not called and STKPTR=000H, executing RETL instruction may

reset the IC. STKUN flag will be configured as 1, so as SKERR flag. •

Words: 1

Cycles: 2

Example 1: LABEL: MVL 001H

CALL TABLE

.

TABLE: ADDF PCLATL, 1, 0

RETL 055H RETL 0AAH

Before Instruction: After Instruction:

WREG(02CH)=001H WREG(02CH)=0AAH

Remark: While returning to main program, constant k will be loaded to accumulator W.

This example presents how to write Offset value of PCLATL to determine the value of TABLE •



## 2.52**RJ**

## unconditional Relative Jump

Syntax: RJ n

**Operands:**  $-1024 \le n \le 1023$ 

**Operation:**  $n \rightarrow PC$ 

Status Affected: None

**Description:** Unconditionally jump to appointed address n •

Words: 1
Cycles: 2

Example 1: LABEL: RJ NEXT

.

NEXT: NOP

Before Instruction: After Instruction:

PC = address (LABEL)

PC= address (NEXT)



## 2.53RLF

Rotate Left F (no carry)

**Syntax:** RLF f, d, a

**Operands:**  $0 \le f \le 255$ ;  $d \in (0, 1)$ ;  $a \in (0, 1)$ 

**Operation:**  $(f<n>) \rightarrow destination < n+1>$ ,

( f<7> )  $\rightarrow$  destination < 0 >

Status Affected: N. Z


**Description:** Rotate left f value.

If d = 0, the result is placed to accumulator W;

If d = 1, the result is placed to register f;

If a = 0, the result is placed to RAM address;

If a = 1, the result will be placed to appointed RAM address of register BSRCN.  $\circ$ 



Words: 1

Cycles: 1

**Example 1:** RLF REG, 1, 0

Before Instruction: After Instruction:

WREG(02CH)=00FH WREG(02CH)=00FH

REG(080H)=0AAH REG(080H)=055H

N=Z=0 N=Z=0

Example 2: RLF REG, 0, 1

Before Instruction: After Instruction:

WREG(02CH)=00FH WREG(02CH)=000H REG(17FH)=000H

N=Z=0 Z=1, N=0

**Example 3:** RLF REG, 0, 0

Before Instruction: After Instruction:

WREG(02CH)=00FH WREG(02CH)=0AAH REG(080H)=055H REG(080H)=055H

N=Z=0 N=1, Z=0



### **2.54RLFC**

### Rotate Left F through Carry

Syntax: **RLFC** f, d, a

**Operands:**  $0 \le f \le 255$ ;  $d \in (0, 1)$ ; a € (0, 1)

**Operation:**  $(f<n>) \rightarrow destination < n+1>$ ,

 $(f<7>) \rightarrow Status < C>$ 

Status< C > → destination < 0 >

Status Affected: C, N, Z


**Description:** Rotate left register f value and carry flag C.

If d = 0, the result is placed to accumulator W;

If d = 1, the result is placed to register f;

If a = 0, the result is placed to RAM address;

If a = 1, the result will be placed to appointed RAM address of register BSRCN.



Words: 1

Cycles: 1

Example 1: **RLFC** REG, 1, 0

> **Before Instruction: After Instruction:**

WREG(02CH)=00FH WREG(02CH)=00FH

REG(080H)=0AAH REG(080H)=054H

C=N=Z=0C=1, N=Z=0

Example 2: **RLFC** REG, 0, 1

> **Before Instruction: After Instruction:**

WREG(02CH)=0FH WREG(02CH)=0D4H REG(170H)=0EAH REG(170H)=0EAH

C=N=Z=0C=N=1, Z=0

Example 3: **RLFC** REG, 1, 1

> **Before Instruction: After Instruction:**

WREG(02CH)=00FH WREG(02CH)=00FH REG(170H)=080H REG(170H)=000H

C=N=Z=0C=Z=1, N=0



## 2.55RRF

Rotate Righ F (no carry)

Syntax: **RRF** f, d, a

**Operands:**  $0 \le f \le 255$ ;  $d \in (0, 1)$ ; a € (0, 1)

**Operation:**  $(f<n>) \rightarrow destination < n - 1 >$ 

( f<0> )  $\rightarrow$  destination <7>

Status Affected: N. Z

**Description:** Rotate right the register f value.

If d = 0, the result is placed to accumulator W;

If d = 1, the result is placed to register f;

If a = 0, the result is placed to RAM address;

If a = 1, the result will be placed to appointed RAM address of register BSRCN.



Words: 1

Cycles: 1

Example 1: **RRF** REG, 1, 0

> **Before Instruction: After Instruction:**

WREG(02CH)=00FH WREG(02CH)=00FH REG(080H)=0AAH REG(080H)=055H

N=Z=0N=Z=0

Example 2: **RRF** REG, 0, 1

> **Before Instruction: After Instruction:**

WREG(02CH)=00FH WREG(02CH)=000H REG(17FH)=000H REG(17FH)=000H

N=Z=0Z=1, N=0

Example 3: **RRF** REG, 0, 0

> **Before Instruction: After Instruction:**

WREG(02CH)=00FH WREG(02CH)=0AAH REG(080H)=055H REG(080H)=055H

N=Z=0N=1, Z=0



## **2.56RRFC**

### Rotate Right F through Carry

**Syntax:** RRFC f, d, a

**Operands:**  $0 \le f \le 255$ ;  $d \in (0, 1)$ ;  $a \in (0, 1)$ 

**Operation:**  $(f < n >) \rightarrow destination < n-1 >,$ 

 $(f<0>) \rightarrow Status < C>$ 

Status< C > → destination < 7 >

Status Affected: C, N, Z


**Description:** Rotate right the register f value and carry flag C.

If d = 0, the result is placed to accumulator W;

If d = 1, the result is placed to register f;

If a = 0, the result is placed to RAM address;

If a = 1, the result will be placed to appointed RAM address of register BSRCN.



Words: 1

Cycles: 1

**Example 1:** RRFC REG, 1, 0

Before Instruction: After Instruction:

WREG(02CH)=00FH WREG(02CH)=00FH REG(080H)=0AAH REG(080H)=055H

C=N=Z=0 C=N=Z=0

**Example 2:** RRFC REG, 0, 1

Before Instruction: After Instruction:

WREG(02CH)=00FH WREG(02CH)=0AAH REG(17FH)=055H REG(17FH)=055H

**Example 3:** RRFC REG, 1, 1

Before Instruction: After Instruction:

WREG(02CH)=00FH WREG(02CH)=00FH REG(17FH)=001H REG(17FH)=000H

C=N=Z=0 C=Z=1, N=0



## **2.57SETF**

#### SET F

**Syntax:** SETF f, a

**Operands:**  $0 \le f \le 255$ ;  $a \in (0, 1)$ 

**Operation:**  $0FFH \rightarrow f$ 

Status Affected: None

**Description:** Configure all the contents of register f to 1.

a = 0 or a = 1 is determined by RAM address of register f:

If a = 0, it means that register f exists in the appointed RAM address of 000H to

0FFH (BSRCN=000H).

If a = 1, it means that register f exists in the appointed RAM address of 100H to

17FH (BSRCN=001H) °

Words: 1

Cycles: 1

**Example 1:** SETF REG, 0

Before Instruction: After Instruction:

WREG(02CH)=00FH WREG(02CH)=00FH

REG(080H)=0AAH REG(080H)=0FFH



## 2.58**SLP**

## enter SLeeP mode

Syntax: SLP
Operands: None

**Operation:**  $1 \rightarrow PD$ 

Status Affected: Pstatus<PD>

Description: CPU accesses into sleep mode, oscillator stop operating.

Words: 1
Cycles: 1

Example 1: SLP

NOP

Before Instruction: After Instruction:

PD=0 PD=1



## 2.59**SUBC**

### SUBtract w from f with Carry

Syntax: **SUBC** f, d, a

**Operands:**  $0 \le f \le 255;$   $d \in (0, 1);$ a € (0, 1)

(f) - (W) -  $\overline{\text{(C)}}$   $\rightarrow$  destination **Operation:** 

Status Affected: C, DC, N, OV, Z

**Description:** Subtract accumulator W and carry flag C's reversed value of register f and place the

result to d.

If d = 0, the result is placed to accumulator W;

If d = 1, the result is placed to register f;

If a = 0, the result is placed to RAM address;

If a = 1, the result will be placed to appointed RAM address of register BSRCN.

Words: 1

Cycles: 1

Example 1: **SUBC** REG, 0, 0

> **Before Instruction: After Instruction:**

WREG=001H WREG=000H

REG(080H)=001H REG(080H)=001H

C= DC=Z=1, N=OV= 0 C=1, DC=N=OV=Z=0

**Remark:** C has not been borrowed, so C=DC=1. The result is 0, so Z=1.

Example 2: **SUBF** REG, 1, 1

> **Before Instruction: After Instruction:**

WREG=000H WREG=000H

REG(17FH)=080H REG(17FH)=07FH

C=DC=N=OV=Z=0 C=OV=1, DC= N=Z=0

**Remark:** C has not been borrowed, so C=1; DC has been borrowed, so DC=0;

OV=1 matches the judgment criterion: (Negative) - (Positive) = Positive or (Positive) -

(Negative) = Negative;

This example matches: (Negative) - (Positive) = Positive, so OV=1 ·



### 2.60**SUBF**

#### SUBtract w from F

**Syntax:** SUBF f, d, a

**Operands:**  $0 \le f \le 255$ ;  $d \in (0, 1)$ ;  $a \in (0, 1)$ 

**Operation:** (f) - (W)  $\rightarrow$  destination

Status Affected: C, DC, N, OV, Z

**Description:** Subtract accumulator W value of register f and place the result to d.

If d = 0, the result is placed to accumulator W;

If d = 1, the result is placed to register f;

If a = 0, the result is placed to RAM address;

If a = 1, the result will be placed to appointed RAM address of register BSRCN.

Words: 1

Cycles: 1

**Example 1:** SUBF REG, 0, 0

Before Instruction: After Instruction:

WREG=001H WREG=000H

REG(080H)=001H REG(080H)=001H

**Remark:** C has not been borrowed, so C=DC=1. The result is 0, so Z=1

**Example 2:** SUBF REG, 1, 1

Before Instruction: After Instruction:

WREG=001H WREG=001H

REG(17FH)=080H REG(17FH)=07FH

**Remark:** C has not been borrowed, so C=1; DC has been borrowed, so DC=0;

OV=1 matches the judgment criterion: (Negative) - (Positive) = Positive or (Positive) -

(Negative) = Negative;

This example matches: (Negative) - (Positive) = Positive, so OV=1 °



### 2.61 **SUBL**

#### SUBtract w from Literal

Syntax: **SUBL** k

**Operands:**  $0 \le k \le 255$ 

**Operation:**  $K - (W) \rightarrow W$ 

Status Affected: C, DC, N, OV, Z

**Description:** Subtract constant k and accumulator W value and place the result back to accumulator W

Words: Cycles: 1

Example 1: 001H **SUBL** 

> **Before Instruction: After Instruction:**

WREG=001H WREG=000H

C=DC=N=OV=Z=0 C= DC=Z=1, N=OV= 0

Remark: C, DC has not been borrowed, so C=DC=1. The result is 0, so Z=1

Example 2: **SUBL** H080

> **Before Instruction: After Instruction:**

WREG=001H WREG=07FH

C=DC=N=OV=Z=0 C=OV=1, DC= N=Z=0

**Remark:** C has not been borrowed, so C=1; DC has been borrowed, so DC=0;

OV=1 matches the judgment criterion: (Negative) - (Positive) = Positive or (Positive) -

(Negative) = Negative;

This example matches: (Negative) - (Positive) = Positive, so OV=1 °

Example 3: 07FH **SUBL** 

> **Before Instruction: After Instruction:**

WREG=0FFH WREG=080H

C=DC=N=OV=Z=0 DC=N=OV=1, C= Z=0

Remark: DC has not been borrowed, so DC=1; C has been borrowed, so C=0; the result > 127, so N=1.

This example matches (Positive) - (Negative) = Negative, so OV=1 ·

Example 4: 000H **SUBL** 

> **Before Instruction: After Instruction:**

WREG=001H WREG=0FFH

C=DC=N=OV=Z=0 N= 1, C=DC=OV=Z=0

Remark: C, DC has been borrowed, so C=DC=0; the result >127, so N=1



## 2.62 **SWPF**

#### SWaP F

**Syntax:** SWPF f, d, a

**Operands:**  $0 \le f \le 255$ ;  $d \in (0, 1)$ ;  $a \in (0, 1)$ 

**Operation:**  $(f<3:0>) \rightarrow destination<7:4>$ 

(f<7:4>)  $\rightarrow$  destination<3:0>

Status Affected: None

**Description:** Switch high and low 4 bit value of register f.

If d = 0, the result is placed to accumulator W;

If d = 1, the result is placed to register f;

If a = 0, the result is placed to RAM address (000H~0FFH);

If a = 1, the result will be placed to appointed RAM address of register BSRCN.

Words: 1

Cycles: 1

**Example 1:** SWPF REG, 1, 0

Before Instruction: After Instruction:

WREG=001H WREG=001H

REG(080H)=05AH REG(080H)=0A5H



### 2.63**TBLR**

#### TaBLe Read

(\*, \*+) **TBLR** Syntax:

**Operands:** \*, or \*+

**Operation:** # If (TBLR

( Program Memory (TBLPTRH, TBLPTRL) ) → TBLDH, TBLDL,

TBLPTR (TBLPTRH, TBLPTRL) do not change.

# If (TBLR

( Program Memory (TBLPTRH, TBLPTRL) ) → TBLDH, TBLDL,

(TBLPTR) +1 ->TBLPTR.

Status Affected: None

**Description:** TBLR 是一個讀取程式記憶體內容的指令,多用在查表指令使用,目前它提供以下 2 種用法:

TBLR \*

Register TBLPTRH and TBLPTRL value is address pointer, read corresponding program memory contents to register TBLD (TBLDH, TBLDL).

TBLR \*+

Register TBLPTRH and TBLPTRL value is address pointer, read corresponding program memory contents to register TBLD (TBLDH, TBLDL) and then add 1 to address pointer.

Words: 1 **Cycles:** 2

Example 1: **TBLR** 

> **Before Instruction: After Instruction:**

TBLDH, TBLDL= 0123H TBLDH, TBLDL= 5678H At TBLPTR=0017FFH TBLPTR=0017FFH

Address(0017FFH) = data (5678H)

Remark: Take 2 bytes data of TBLPTR address and place it to TBLD (TBLDH, TBLDL), the contents of

BLPTR pointer remain unchanged •

Example 2: **TBLR** 

> **Before Instruction: After Instruction:**

TBLDH, TBLDL= 0123H TBLDH, TBLDL= 5678H At TBLPTR=0017FFH TBLPTR=001800H

Address(0017FFH) = data (5678H)

Remark: Take 2 bytes data of TBLPTR address and place it to TBLD (TBLDH, TBLDL), add 1 to

TBLPTRpointer.



### 2.64**TFSZ**

Test F, Skip if Zero

Syntax: **TFSZ** f, a

**Operands:**  $0 \le f \le 255$ ; a € (0, 1)

**Operation:** skip if f = 0

Status Affected: None

**Description:** If register f value is 0, skip the next instruction. If the value is unequal to 0, the next instruction

is executed.

a = 0 or a = 1 is determined by RAM address of register f:

If a = 0, it means that register f exists in appointed RAM address of 000H to 0FFH

(BSRCN=000H).

If a = 1, it means that register f exists in appointed RAM address of 100H to 17FH

(BSRCN=001H). •

Words: 1

Cycles: 1(2)(3)

Example 1: **TFSZ** REG, 0

> 00FH MVL

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=005H WREG(02CH)=005H REG(080H)=000H REG(080H)=000H

**Remark:** Register f value is 0, skip the next instruction.

Example 2: TFSZ REG, 1 (if BSRCN=001H)

> 00FH MVL

NOP

**Before Instruction: After Instruction:** 

WREG(02CH)=005H WREG(02CH)=00FH REG(170H)=001H REG(170H)=001H

**Remark:** Register f value is not 0, continue the next instruction



### **2.65XORF**

eXclusive OR w with F

**Syntax:** XORF f, d, a

**Operands:**  $0 \le f \le 255$ ;  $d \in (0, 1)$ ;  $a \in (0, 1)$ 

**Operation:** (W) XOR (f)  $\rightarrow$  destination

Status Affected: N, Z

**Description:** Exclusive OR the constant k and accumulator w and place the result back to d.

If d = 0, the result is placed to accumulator w;

If d = 1, the result is placed to register f;

If a = 0, the result is placed to RAM address;

If a = 1, the result will be placed to appointed RAM address of register BSRCN.

Words: 1
Cycles: 1

**Example 1:** XORF REG, 0, 0

Before Instruction: After Instruction:

WREG(02CH)=0AAH WREG(02CH)=0FFH
REG(080H)=055H REG(080H)=055H

**Remark:** The result >127, so N=1.

XOR: if both values equal, the result is 0; if both values are unequal, the result is 1. •

Example 2: XORF REG, 1, 1

Before Instruction: After Instruction:

WREG(02CH)=0FFH WREG(02CH)=0FFH REG(170H)=0FFH REG(170H)=000H

N=Z=0 Z=1, N=0

**Remark:** The result is 0, so Z=1.

XOR: if both values equal, the result is 0; if both values are unequal, the result is 1.

**Example 3:** XORF REG, 0, 0

Before Instruction: After Instruction:

WREG(02CH)=000H WREG(02CH)=000H REG(080H)=000H REG(080H)=000H

N=Z=0 Z=1, N=0

**Remark:** The result is 0, so Z=1.

XOR: if both values equal, the result is 0; if both values are unequal, the result is 1.



## 2.66 **XORL**

eXclusive OR Literal with w

Syntax: **XORL** k

**Operands:**  $0 \le f \le 255$ 

**Operation:** (W) XOR  $k \rightarrow W$ 

Status Affected: N. Z

**Description:** Exclusive OR the constant k and accumulator w and place the result back to accumulator W.

Words: 1 Cycles: 1

Example 1: 055H XORL

> **Before Instruction: After Instruction:**

WREG(02CH)=0AAH WREG(02CH)=0FFH

N=Z=0N=1, Z=0

**Remark:** The result >127, so N=1.

XOR: if both values equal, the result is 0; if both values are unequal, the result is 1.

Example 2: **XORL** 0FFH

> **Before Instruction: After Instruction:**

WREG(02CH)=0FFH WREG(02CH)=000H

N=Z=0Z=1, N=0

**Remark:** The result is 0, so Z=1.

XOR: if both values equal, the result is 0; if both values are unequal, the result is 1.

Example 3: 000H

> **Before Instruction: After Instruction:**

WREG(02CH)=000H WREG(02CH)=000H

N=Z=0Z=1, N=0

**Remark:** The result is 0, so Z=1.

XOR: if both values equal, the result is 0; if both values are unequal, the result is 1. •



# 3 Revision Record

Major differences are stated thereinafter.

major dinordinos dio diatod triordination			
Version	Page	Data	Revision Summary
V01	ALL		First Edition
V02	ALL		Layout revision
V03	-		Delete DAW instruction
V04	1-4	2020/5/29	Support H08C, H08D instruction description