



H08 A Instruction Index

Instru	ction	Description	Cycles	Cycles Status Affected	
BYTE-O	RIENT	ED FILE REGISTER OPERATIONS	R OPERATIONS		
ADDC	f,d,a	Add W, F and C, and place the result to W or F. 1 C,DC,N,OV,Z		6	
ADDF	f,d,a	Add W and F, and place the result to W or F.	1	C,DC,N,OV,Z	7
ADDL	k	Add constant k and W, and place the result to W.	1	C,DC,N,OV,Z	9
ANDF	f,d,a	AND W and F, and place the result to W or F	1	N,Z	10
ANDL	k	AND constant k and W, and place the result to W.	1	N,Z	11
ARLC	f,d,a	Rotate left F value and C and place the result to W or F.	1	C,N,OV,Z	12
ARRC	f,d,a	Rotate right F value, MSB remains unchanged, moves LSB to C.	1	C,N,Z	13
CLRF	f,a	Clear F contents to 0.	1	None	20
COMF	f,d,a	Complement F value and place the result to W or F.	1	N,Z	21
CPSE	f,a	If F=W, skip the next instruction.	1(2)(3)	None	22
CPSG	f,a	If F>W, skip the next instruction.	1(2)(3)	None	23
CPSL	f,a	If F <w, instruction.<="" next="" skip="" td="" the=""><td>1(2)(3)</td><td>None</td><td>24</td></w,>	1(2)(3)	None	24
DCF	f,d,a	Subtract 1 of F value and place the result to W or F.	1	C,DC,N,OV,Z	26
DCSUZ	f,d,a	If subtracts 1 of F value, the value \neq 0, skip the next instruction and place the result to W or F.	1(2)(3)	None	28
DCSZ	f,d,a	If subtracts 1 of F value, the value is 0, skip the next instruction and place the result to W or F.	1(2)(3)	None	29
INF	f,d,a	Add 1 to F value, and place the result to W or F.	1	C,DC,N,OV,Z	31
INSUZ	f,d,a	Add 1 to F value, if the value \neq 0, skip the next instruction and place the result to W or F.	1(2)(3)	1(2)(3) None	
INSZ	f,d,a	Add 1 to F value, if the value =0, skip the next instruction and place the result to W or F.	1(2)(3)	None	33
IORF	f,d,a	Inclusive OR W and F, and place the result to W or F.	1	N,Z	34
IORL	k	OR constant k and w, and place the result to W.	1	N,Z	35
LBSR	k	Move constant k to register BSRCN.	1	None	45
LDPR	k,f	Move constant k (9-bit) to register FSR (f = 0 \sim 1).	2	None	46
MULF	f,a	Multiply W and F.	2	None	47
MULL	k	Do multiplication of constant k and W.	2	None	48
MVF	f,d,a	Move W value to F(d=1) or move F value to W(d=0).	1	None	49
MVFF	fs,fd	Move Fs data to Fd.	2	None	50
MVL	k	Move constant k to W.	1	None	51
RETL	k	Place top-of-stack value to PC, and configure W value as k. Main program will be executed from current PC value.	2	None	58
RLF	f,d,a	Rotate left F value and place the result to W or F.	1	N,Z	60
RLFC	f,d,a	Rotate left F value and C and place the result to W or F.	1	C,N,Z	61



Instruction Description Cycles Status Affect					Ref Page		
BYTE-OR	BYTE-ORIENTED FILE REGISTER OPERATIONS						
RRF	f,d,a	Rotate right F value and place the result to W or F.	1	N,Z	62		
RRFC	f,d,a	Rotate right F value and C and place the result to W or F.	1	C,N,Z	63		
SETF	f,a	Configure F value as 0xFF.	1	None	64		
		Subtract W of F value and reverse C and place the result	1				
SUBC	I,U,A	to W or F.	I	C,DC,N,OV,Z	66		
SUBF	f,d,a	Subtract W of F value and place the result to W or F.	1	C,DC,N,OV,Z	67		
SUBL	k	Subtract constant k and W and place the result to W.	1	C,DC,N,OV,Z	68		
SMDE	f,d,a	Switch the high and low 4 bit of F value and place the	1				
30077		result to W or F.	I	None	69		
TFSZ	f,a	Test if F value equals to 0. If=0, skip the next instruction.	1(2)(3)	None	70		
XORF	f,d,a	Exclusive OR W and F and place the result to W or F.	1	N,Z	72		
XORL	k	XOR constant k and W and place the result to W.	1	N,Z	73		
Remark	f	register	b	Register b bit			

H08 A Instruction Index (continued)

n Memory address

d Data stored place; d = 0 means it is saved in accumulator W; d = 1 means it is saved in register f.

k

8 bit constant

Memory address where data is stored, a=0 means saved in current memory address ; a

a=1 means it is saved in the appointed memory address of register BSRCN.



			(55110		
Instruction		Description		Status Affected	Ref Page
CONTRO	LOP	ERATIONS			
CALL		Save the PC value of next instruction to the top-of-stack	_		
CALL	n,s	and jump to n. ∘	2	None	19
CWDT		Clear watch dog timer as 0.	1	то	25
IDLE		Get access to idle mode.	1	ldleB	30
JC	n	If C = 1, jump to address n.	1(2)	None	36
JMP	n	Unconditionally jump to address n.	2	None	37
JN	n	If N = 1, jump to address n.	1(2)	None	38
JNC	n	If C = 0, jump to address n.	1(2)	None	39
JNN	n	If N = 0, jump to address n.	1(2)	None	40
JNO	n	If OV = 0, jump to address n.	1(2)	None	41
JNZ	n	If Z = 0, jump to address n.	1(2)	None	42
JO	n	If OV = 1, jump to address n.	1(2)	None	43
JZ	n	If Z = 1, jump to address n.	1(2)	None	44
NOP		Blank instruction.	1	None	53
DOD		Subtract 1 of stack pointer register, read out the pointed	4		
		stack value to register, TOS.		None	54
RCALL	n	Save the PC value of instruction to top-of-stack and jump	2		
		to address: n,-1024 \leq n \leq 1023	1(2) None 1(2) None 1 None ad 1 Participant None	55	
		Return from vice program and read the top-of-stack value			
RET	s	to PC and the main program is executed from the current	2		
		PC value.		None	56
		Return form interrupt and read the top-of-stack value to			
RETI	s	PC, and the main program will be executed form current	2		
		PC value.		GIE	57
RJ	n	Unconditionally jump to n,-1024 \leq n \leq 1023	2	None	59
SLP	f,a	Go to sleep mode.		PD	65
Remark	f	register	b	Register b bit	
	n	Memory address	k	8 bit constant	

H08 A Instruction Index (continued)

n Memory address

8 bit constant

d Data stored place; d = 0 means it is saved in accumulator W; d = 1 means it is saved in register f.

Memory address where data is stored, a=0 means saved in current memory address ;

a=1 means it is saved in the appointed memory address of register BSRCN.

а



r			`	,	
Instruction		Description Cycles		Status Affected	Ref Page
BIT-ORIENTED FILE REGISTER OPERATIONS					
BCF	f,b,a	Configure a specific bit of F as 0.	1	None	14
BSF	f,b,a	Configure a specific bit of F as 1.	1	None	15
BTGF	f,b,a	NOT a specific bit of F.	1	None	16
BTSS	f,b,a	Test if a specific bit of F equals to 1. If=1, skip the next instruction.	1(2)(3)	None	17
BTSZ	f,b,a	Test if a specific bit of F equals to 0. If=0, skip the next instruction.	1(2)(3)	None	18
PROGRA	M ME	MORY OPERATIONS			
MVLP	k	Move constant k ($0 \le k \le 16384$) to TABLE pointer (TBLPTRH/TBLPTRL).	2	None	52
TBLR	*	Make the contents of TBLPTR as address pointer, read program memory contents to register, TBLDH/TBLDL.	2	None	70
TBLR	*+	Make the contents of TBLPTR as address pointer, read program memory contents to register, TBLDH/TBLDL. And +1 to address pointer.	2	None	70
Remark	f	register	b	Register b bit]
	n	Memory address	ĸ	8 bit constant	

H08 A Instruction Index (continued)

d Data stored place; d = 0 means it is saved in accumulator W; d = 1 means it is saved in register f.

Memory address where data is stored, a=0 means saved in current memory address ;

a a=1 means it is saved in the appointed memory address of register BSRCN.



ADDC ADD w and Carry bit to f

Syntax:	ADDC f, d, a
Operands:	$0 \ \leq \ f \ \leq \ 255 \ ; d \in (\ 0, \ 1) \ ; \qquad a \in (\ 0 \)$
Operation:	(W) + (f) + (Status <c>) \rightarrow destination</c>
Status Affected:	C, DC, N, OV, Z
Description:	Add accumulator W value, register f value and carry flag C together and place the
	result to d appointed register ;
	If d = 0, the operation result will be placed into accumulator W ;
	If d = 1, the operation result will be placed into register f;
	If a = 0, the operation result will be placed into current RAM address ;
	If a=1, the operation result will be placed to register BSRCN appointed RAM address.
Words:	1
Cycles:	1
Example 1: ADD	DC REG, 0, 0

Before Instruction:	After Instruction:		
W=001H	W=020H		
REG(080H)=01FH	REG(080H)=01FH		
C=DC=N=OV=Z=0	DC=1, C= N=OV=Z=0		

<u>Remark:</u> d=0, the execution result will be placed into accumulator W.

Example 2: ADDC REG, 1, 1 (if BSRCN=001H)

Before Instruction:	After Instruction:		
W=001H	W=001H		
REG(170H)=00EH	REG(170H)=010H		
C=1, DC=N=OV=Z=0	DC=1, C= N=OV=Z=0		
Remark: d=1, the execution result will be place	ed into register f.		

a=1, the result will be placed back into register BSRCN appointed RAM address.

HYC	
HYCON TECHNOLO	GY

ADDF	ADD	<i>w</i> to F		
• Syntax:	ADDF	f, d, a		
Operands:	$0 \leqq f \leqq$	255; d€(0,1); a€(0)		
Operation:	(W) + (f)	\rightarrow destination		
Status Affect	ed: C, DC, N	OV, Z		
Description: Add accumulator W value and register f value together, then place the result to d appointed register ; If d = 0, the operation result will be placed into accumulator W ; If d = 1, the operation result will be placed into register f ; If a = 0, the operation result will be placed into RAM address ; If a=1, the operation result will be placed into appointed RAM address of register BSRCN. 1			value together, then place the result d into accumulator W ; d into register f ; d into RAM address ; into appointed RAM address of register	
Cycles:	1			
Example 1:	ADDF	REG, 0, 0		
Before Ins	struction:	4	After Instruction:	
W=00	1H		W=020H	
REG(080H)=01FH		REG(080H)=01FH	
C=DC	=N=OV=Z=0	=OV=Z=0 DC=1, C= N=OV=Z=0		
<u>Remark:</u> a	d=0, the exect a=0 is default	tion result will be placed into acc value. If program a=0, then this a	cumulator W. argument can not be added into this program.	
Example 2:	ADDF	REG, 1		
Before Ins	struction:	1	After Instruction:	
W=00	1H		W=001H	
REG(080H)=01FH		REG(080H)=020H	
C=DC	=N=OV=Z=0		DC=1, C= N=OV=Z=0	

Remark: d=1, the execution result will be placed into register f. The default value is a=0. If program a=0, then this argument can not be added into this program.



Example 3: ADDF REG, 1, 1 (if BSRCN=001H)

Before Instruction:	After Instruction:
W=001H	W=001H
REG(070H)=00EH	REG(070H)=00EH
REG1(170H)=01FH	REG1(170H)=020H
C=DC=N=OV=Z=0	DC=1, C= N=OV=Z=0
D escendent of A the second to different intervention f	

Remark:d=1, the result will be placed into register f.a=1, the result will be placed into register BSRCN appointed RAM address.Though REG RAM address is 070H, BSRCN=001H will be operated with registe170H valueandthe result will be placed to address, 170H.

© 2008-2009 HYCON Technology Corp www.hycontek.com

ADDL		ADD	Literal to w	
- Syntax:		ADDL	k	•
Operand	ds:	$0 \leq k \leq$	255	
Operatio	on:	(W) + K -	\rightarrow W	
Status A	Affected	: C, DC, N	, OV, Z	
Description:		Add accu	imulator W value and k value,	and place the result to accumulator W.
Words:		1		
Cycles:		1		
Example	e 1:	ADDL	00FH	
Befo	ore Instr	uction:		After Instruction:
	W=001H			W=010H
<u>Remark:</u>	C=DC=N Add low	I=OV=Z=0 4 bit togeth	er will generates carry bit. Half	DC=1, C= N=OV=Z=0 carry bit flag, DC=1.
Example	e 2:	ADDL	00FH	
Befo	ore Instr	uction:		After Instruction:
	W=071H			W=080H
<u>Rem</u>	C=DC=N a ark: Ado If th Afte	I=OV=Z=0 d low 4 bit t ne result>12 er executior	ogether will generates carry bit 27, it is deemed as negative, no n, bit 7=1, overflow flag OV=1.	a Half carry bit flag, DC=1. Egative flag N=1.
Example	e 3:	ADDL	00FH	
Befo	ore Instr	uction:		After Instruction:
	W=081H			W=090H
	C=DC=N	I=OV=Z=0	0 DC=N=1, C=OV=Z=0	
<u>Rem</u>	a rk: Add If th Bef	d low 4 bit t ne result>12 fore executi	ogether will generates carry bit 27, it is deemed as negative, no on, bit 7=1. After execution, bit	Half carry bit flag, DC=1. egative flag N=1. 7 is 1, overflow flag remains unchanged, OV=0.
Example	e 4:	ADDL	00FH	
Befo	ore Instr	uction:		After Instruction:
	W=0F1H			W=000H
	C=DC=N	I=OV=Z=0		C=DC= Z=1, N=OV= 0
<u>Rem</u>	a rk: The Hal If th	e execution f carry bit fl ne result is (result > 0FFH, carry flag, C=1 ag, DC=1. 000H, the zero flag, Z=1.	. Add low 4 bit together will generates carry bit.



HYC	١
HYCON TECHNOLO	GY

ANDF		AND w with F				
• Syntax: ANDF f, d, a					-	
Operan	ands: $0 \le f \le 255$; $d \in (0, 1)$; $a \in (0, 1)$					
Operation: (W) AND ((f) \rightarrow destination			
Status A	Status Affected: N, Z					
Description:		Logic AND accumulator W value and register f value, and place the result to d				
		appointed register.				
		If d = 0, place the result to accumulator W;				
		If d = 1, place the result to register f ;				
		If a = 0, place the result to RAM address ;				
		lf a=1, pla	ace the result to appointed RAI	M address of register BSRCN.		
Words:		1				
Cycles:		1				
Exampl	e 1:	ANDF	REG, 0			
Bef	ore Instru	ction:		After Instruction:		
	W=055H			W=000H		
	REG(0801	H)=0AAH	REG(080H)=0AAH			
	C=DC=N=	=OV=Z=0		Z=1, C=DC=N=OV=0		
<u>Remark:</u>	If the resu	llt is 000H,	the zero flag, Z=1. If the defau	ult value is a=0, when a=0, it is alright to exclud	le	
	this argun	ient into the program.				
Exampl	e 2:	ANDF	REG, 1, 1 (if BSRCN=001H)			
Bef	ore Instru	ction:		After Instruction:		
W=080H				W=080H		
	REG(070	H)=0FFH		REG(070H)=080H		
	C=DC=N=	=OV=Z=0		N=1, C=DC= OV=Z=0		
Dom	Pomark: If the regult>127, it is deemed as negative			native. Negative flag N=1		

<u>Remark:</u> If the result>127, it is deemed as negative. Negative flag N=1.

ANDL	AND Literal with w					
• Syntax:	ANDL k					
Operands:	$0 \leq k \leq 255$					
Operation:	(W) AND $k \rightarrow W$					
Status Affected:	N, Z					
Description:	Logic AN	D accumulator W	/ value and k value, and place the result to accumulator W.			
Words:	1					
Cycles: 1						
Example 1:	ANDL	0A0H				
Before Instru	ction:		After Instruction:			
W=055H			W=000H			
C=DC=N:	=OV=Z=0		Z=1, C=DC=N=OV=0			
Remark: The	result is 0	00H, zero flag is	Z=1.			
Example 2:	ANDL	0FF0H				
Before Instruction:			After Instruction:			
W=080H			W=080H			
C=DC=N=OV=Z=0			N=1, C=DC= OV=Z=0			
Remark: If the	e result>12	27, it is deemed a	as negative. Negative flag N=1.			





٠

ARLC	Another Rotate Left f through Carry					
- Syntax:	ARLC f, d, a					
Operands:	0 ≤ f ≤ 255; d € (0, 1); a € (0, 1)					
Operation:	(f <n>) \rightarrow destination <n+1>, (f<7>) \rightarrow Status< C >,</n+1></n>					
Status Affected:	: C, N, OV, Z					
Description:	Rotate left register f value and carry flag C (this instruction is the satisfunction, only differs in OV flag) If d = 0, the result is placed to accumulator W : If d = 1, the result is placed to register f : If a = 0, the result is placed to current RAM address ; If a = 1, the result is placed to appointed RAM address of BSRCN result is placed to appointed RAM address of BSRCN result is placed to appoint the result is placed to appoint t	me as RLFC egister.				
Words:	1					
Cycles:	1					
Example 1:	ARLC REG, 1, 0					
Before Instru	Iction: After Instruction:					
WREG(02	2CH)=00FH WREG(02CH)=00FH					
REG(0801	H)=0AAH REG(080H)=054H					
C=N=OV=	=Z=0 C=OV=1, N=Z=0					
Remark: BIT7	⁷ result moves from $1 \rightarrow 0$, so overflow flag, OV=1.					
Example 2:	ARLC REG, 0, 1					
Before Instru	After Instruction:					
WREG(02	2CH)=0FH WREG(02CH)=0D4H	I				
REG(1701	H)=0EAH REG(170H)=0EAH					
C=N=OV=	=Z=0 C=N=1, OV=Z=0					
Example 3:	ARLC REG, 1, 1					
Before Instru	After Instruction:					
WREG(02	2CH)=00FH WREG(02CH)=00FH					
REG(1701	H)=080H REG(170H)=000H					
C=N=OV=	C=N=OV=Z=0 C=OV=Z=1, N=0					



-*

ARRC Another Rotate Right f through Carry							
• Syntax:	ARRC f, d, a						
Operands:	0 ≦ f ≦ 255 ; d € (0,	$0 \leq f \leq 255$; $d \in (0, 1)$; $a \in (0, 1)$					
Operation:	n-1 >, (f<7>) \rightarrow destination < 7 >,						
	(f<0>) \rightarrow Status< C >	$(f < 0 >) \rightarrow Status < C >$					
Status Affecte	d: C, N, Z						
Description:	Rotate right register f va address.	Rotate right register f value, rotate right BIT0 value to carry flag C, BIT7 stays in BIT7					
	If d = 0, the result is pla	ced to accumulator W;					
	If d = 1, the result is place	ced to register f ;					
	If $a = 0$, the result is placed on the result is pla	If a = 0, the result is placed to current RAM address ;					
	Register ►	f LSB C					
Words:	1						
Cycles:	1						
Example 1:	ARRC REG, 1, 0						
Before Inst	ruction:	After Instruction:					
WREG	(02CH)=00FH	WREG(02CH)=00FH					
REG(08	30H)=0AAH	REG(080H)=0D5H					
C=N=Z	=0	N=1, C= Z=0					
Example 2:	ARRC REG, 0, 1						
Before Inst	ruction:	After Instruction:					
WREG	(02CH)=00FH	WREG(02CH)=02AH					
REG(17	7FH)=055H	REG(17FH)=055H					
C=N=Z	=0	C=1, N=Z=0					
Example 3:	ARRC REG, 1, 1						
Before Inst	ruction:	After Instruction:					
WREG	(02CH)=00FH	WREG(02CH)=00FH					
REG(17	7FH)=001H	REG(17FH)=000H					
C=N=Z	=0	C=Z=1, N=0					



BCF	Bit Clear F					
• Syntax:	BCF f, b, a					
Operands:	$0 \leq f \leq 255$; $0 \leq b \leq 7$; $a \in (0, 1)$					
Operation: $0 \rightarrow f < b >$						
Status Affected:	None					
Description:	Clear register f configuration as 0.					
Words:	1					
Cycles:	1					
Example 1:	BCF REG,2					
Before Instru	After Instruction:					
REG(080	H)=1111 1111B REG(080H)=1111 1011B					

<u>Remark:</u> Clear BIT2 of register REG as 0, other bits remain unchanged.



BSF Bit Set F

Syntax:	BCF f, b, a				
Operands:	$0 \leq f \leq 255 \ ; 0 \leq b \leq 7 \ ; \qquad a {\color{red} \in} (\ 0, \ 1)$				
Operation:	$1 \rightarrow f \le b >$				
Status Affected:	None				
Description:	Configure register f value as 1.				
Words:	1				
Cycles:	1				
Example 1:	BSF REG,2				

Before Instruction:

After Instruction:

REG(080H)=00000000B

REG(080H)=00000100B

<u>Remark:</u> Configure BIT2 of REG as 1, other bits remain unchanged.



BTGF	Bit To	oGgle F					
- Syntax:	BTGF	f, b, a					
Operands:	$0 \leq f \leq$	$255; 0\leqq b\leqq 7;$	a € (0, 1)				
Operation:	(f < b >)	\rightarrow f < b >					
Status Affecte	d: None						
Description:	Compler	Complement a specific bit of the register					
Words:	1						
Cycles: Example 1:	1 BTGF	REG, 7, 0					
Before Instruction:			After Instruction:				
REG(080H)=0111 1111B			REG(080H)=1111 1111B				
Remark: Complement BIT7 of register, REG.							







Remark: BIT7 of register, REG is 0, so skip the next instruction.

lf



CALL	subro	utine (CALL					
- Syntax:	CALL	n						
Operands:	$0 \leq n \leq$	16384(03	3FFFH); s€(0	, 1);				
Operation:	(PC) + 1 If s=1, (WREG) (STATUS	(PC) + 1 \rightarrow TOS, n \rightarrow PC, If s=1, (WREG) \rightarrow WREGSDW, (STATUS) \rightarrow STASDW						
	(BSRCN)	$) \rightarrow BSRC$)					
Status Affecte	d: STKPTR	<stkfl>,</stkfl>	STKPTR <stk< td=""><td>(OV>, Pstat</td><td>us<skef< td=""><td>R></td><td></td><td></td></skef<></td></stk<>	(OV>, Pstat	us <skef< td=""><td>R></td><td></td><td></td></skef<>	R>		
Description:	Call vice If s=1, re shadow r If the stac STKFL w	Call vice program, the maximum call range is 2Kbytes memory range. If s=1, register WREG, STATUS and BSRCN value will be placed into corresponding shadow register. If the stack is the last layer of the specific product after calling vice program, flag bit, STKFL will be configured as 1.						
	Under SBMSET1<7>=0 condition, STKOV flag will be configured as 1 when stack full and CALL instruction is executed, SKERR will be configured as 1. PC operates normally.							
	Under SBMSET1<7>=1 condition, STKOV flag will be configured as 1 when stack full and CALL instruction is executed, SKERR will be configured as 1. IC will be reset and PC will return to 000H.							
	When STKFL or STKOV occurs, either one is cleared; the other one will be cleared.							
Words:	2							
Cycles:	2							
Example 1:	LABEL:	CALL	NEXT					
	NEX I:	NOP						
Before Inst	ruction:			Afte	r Instru	ction:		
PC = ac	ldress (LABI	EL)			PC=		address (NEXT)	
					TOS=	addr	ess (LABEL + 2)	
					WREGS	DW=	WREG	
					BSRSD\	N=	BSRCN	
					STASDV	V=STA	TUS	
<u>Remark:</u> W	hen s=1, reg	jister WRF	EG, STATUS a	nd BSRCN	value will	be pla	ced into correspon	ding

<u>Remark:</u> When s=1, register WREG, STATUS and BSRCN value will be placed into correspondin shadow register.



CLRF CLeaR F

Syntax:	CLRF f, a	
Operands:	$0 \leq f \leq 255$;	a€(0,1)
Operation:	$000\text{H} \rightarrow \text{f}$	
Status Affected:	None	
Description:	Clear register f	value to 0.
Words:	1	
Cycles:	1	
Example 1:	CLRF	REG,0
- / / /		

Before Instruction:

REG(080H)=055H

Remark: Clear register, REG value as 0.

After Instruction: REG(080H)=000H







<u>Remark:</u> The value of register f and accumulator W is different, continue the next instruction.





ComPare f with w, Skip if f Greater than w **CPSG** Syntax: CPSG f, a **Operands:** $0 \leq f \leq 255$; $a \in (0, 1)$ **Operation:** skip if (f) > (W)Status Affected: None **Description:** Compare the register value and accumulator W value. If register value is greater than accumulator W value, skip the next instruction.. If register value is smaller than accumulator W value, continue the next instruction. Words: 1 Cycles: 1(2) Example 1: CPSG REG, 0 MVL 00FH NOP **Before Instruction:** After Instruction: WREG(02CH)=005H WREG(02CH)=005H REG(080H)=006H REG(080H)=006H **<u>Remark:</u>** The value of register f is greater than accumulator W content, skip the next instruction. Example 2: CPSG REG, 1 (if BSRCN=001H) 00FH MVL NOP **Before Instruction:** After Instruction: WREG(02CH)=005H WREG(02CH)=00FH REG(070H)=005H REG(070H)=005H **<u>Remark:</u>** The value of register f and accumulator W content is the same, continue the next instruction.

CPSL	ComF	ComPare f with w, Skip if f Less than w			
Syntax: Operands:	$\begin{array}{l} \text{CPSL} \\ 0 \leq f \leq \end{array}$	f,a 255; a€	(0, 1)		
Operation:	skip if (f)	< (W)			
Status Affected	: None				
Description: Compare the register If register value is sm If register value is gro instruction.		the registe value is si value is g n.	er value and accumulator W value. maller than accumulator W value, skip the next instruction. reater or equivalent to accumulator value, continue the next		
Words:	1				
Cycles:	1(2)				
Example 1:	CPSL MVL NOP	REG, 0 00FH			
Before Instr	uction:		After Instruction:		
WREG(02CH)=005H REG(080H)=004H <u>Remark:</u> Register f value is smaller		H e is smalle	WREG(02CH)=005H REG(080H)=004H r than accumulator W value, skip the next instruction.		
Example 2:	CPSL MVL NOP	REG, 1 00FH	(if BSRCN=001H)		
Before Instr	uction:		After Instruction:		
WREG(02CH)=005H REG(070H)=005H <u>Remark:</u> Register f value is equival		H ue is equiva	WREG(02CH)=00FH REG(070H)=005H alent to accumulator value, continue the next instruction.		





CWDT Clear WatchDog Timer

-							
Syntax:	CWDT						
Operands:	None						
Operation:	$000H \rightarrow Watch dog counter$						
Status Affected:	ТО						
Description:	ion: Clear zero the content of watch dog timer.						
Words:	1						
Cycles:	: 1						
Example 1:	CWDT						
Before In	struction:	After Instruction:					
WDT	counter = ???	WDT counter = 000H Pstatus <to> = 0</to>					



DCF	DeCrement F				
• Syntax:	DCF f, d, a	•			
Operands:	$0 \leq f \leq 255$; $d \in (0, 1)$; $a \in (0, 1)$	1)			
Operation:	(f) – 1 \rightarrow destination				
Status Affected	Status Affected: C. DC. N. OV. Z				
Description:	Subtract 1 of register f value, and place the result back to d appointed register. If d = 0, the result is placed to accumulator W ; If d = 1, the result is placed to register f ; If a = 0, the result is placed to RAM address ; . If a = 1, the result is stored in the appointed RAM address of BSRCN register.				
Words:	1				
Cycles: Example 1:	1 DCF REG, 0, 0				
Before Instr	ruction:	After Instruction:			
WREG(0	02CH)=055H	WREG(02CH)=0FEH			
REG(080	0H)=0FFH	REG(080H)=0FFH			
C=DC=N	N=OV=Z=0	C=DC=N=1, OV=Z=0			
Example 2:	DCF REG 1 1 (if BSRCN=001H)	the result ≥ 127 , so N=1.			
Defere lastr		After Instruction.			
WREG(U					
REG(U/C		N=1, C=DC=OV=Z=0			
Remark: C, I Example 3:	C=DC=N=OV=Z= <u>Remark:</u> C, DC has been borrowed, so C=DC=0 ; the result still >127, so N=1. Example 3: DCF REG, 1, 0				
Before Instr	ruction:	After Instruction:			
WREG(0	02CH)=055H	WREG(02CH)=055H			
REG(080	i0H)=080H	REG(080H)=07FH			
C=DC=N	N=OV=Z=0	C= OV=1, DC= N= Z=0			
<u>Remark:</u> Onl OV	Remark: Only DC has been borrowed, so DC=0, C=1; BIT7 has changed from 1to 0 after execution, so OV=1.				



Example 4: DCF REG, 0, 0

Before Instruction:

WREG(02CH)=055H

REG(080H)=001H

C=DC=N=OV=Z=0

After Instruction:

WREG(02CH)=000H REG(080H)=001H C= DC= Z=1, N=OV=0

<u>Remark:</u> C, DC has not been borrowed, so C=DC=1 ; the result is 0, so Z=1.



DCSUZ	DeCr	ement f, Skip if Un-Zero
• Syntax:	DCSUZ	f, d, a
Operands:	$0 \leqq f \leqq$	255; d€(0,1); a€(0,1)
Operation:	(f) – 1 →	destination, skip if destination≠0
Status Affecte	d: None	
Description:	Compare the next i d appoint If $d = 0, t$ If $d = 1, t$ If $a = 0, t$ If $a = 1, t$	e the decremented register value with 0. If register value is not equal to 0, skip nstruction. If the value is 0, continue the next instruction and place the result to red register. The result is placed in accumulator W ; The result is placed in register f ; The result is placed in RAM address ; The result is placed in the appointed address of register BSRCN.
Words:	1	
Cycles:	1(2)(3)	
Example 1:	DCSUZ MVL NOP	REG, 1, 0 00AH
Before Inst	ruction:	After Instruction:
WREG(02CH)=00FH REG(080H)=001H <u>Remark:</u> If the result is 0, cor		H WREG(02CH)=00AH REG(080H)=000H), continue to execute the next program, and the result will be placed in register
Example 2:	DCSUZ MVL NOP	REG, 0, 1 (if BSRCN=001H) 00AH
Before Inst	ruction:	After Instruction:
WREG(02CH)=055	H WREG(02CH)=0FFH
REG(07 <u>Remark:</u> If t	70H)=000H the result is i	REG(070H)=000H



DCSZ	DeCrement f, Skip if Zero				
Syntax:	DCSZ	f, d, a			
Operands:	$0 \leq f \leq$	255; d€(0,1);	a € (0, 1)		
Operation:	(f) – 1 –	(f) – 1 \rightarrow destination, skip if destination=0			
Status Affected	: None				
Description:	Compar the next appointe	re the decremented re t instruction. If not, co ed register.	egister value with 0. If the register value equals to 0, skip ntinue the next instruction and place the result back to d		
	If $d = 0$, If $d = 1$, If $a = 0$, If $a = 1$,	place the result to ac place the result to re place the result to R/ the result is placed in	cumulator W; gister f; AM address; n the appointed address of register BSRCN.		
Words:	1				
Cycles:	1(2)(3)				
Example 1:	DCSZ MVL NOP	REG, 0, 0 00AH			
Before Instr	uction:		After Instruction:		
WREG(02CH)=00FH		ΞH	WREG(02CH)=000H		
REG(080 <u>Remark:</u> The	0H)=001H e result is (0, so skip the next in:	REG(080H)=001H		
Example 2:	DCSZ	REG, 1, 0			
	MVL NOP	00AH			
Before Instr	uction:		After Instruction:		
WREG(0)2CH)=058	5H	WREG(02CH)=00AH		
REG(070H)=000H			REG(070H)=0FFH		

<u>Remark:</u> The result is not 0, so continue the next program and place the result to register REG.



IDLE mode IDLE Syntax: IDLE **Operands:** None **Operation: CPU Halt** Status Affected: Pstatus<IdleB> **Description:** CPU accesses to idle mode, program blank instruction executes action. It is recommended to add NOP instruction after IDLE instruction. Words: 1 Cycles: 1 Example 1: IDLE NOP **Before Instruction: After Instruction:** Pstatus<IdleB>=0 Pstatus<IdleB>=1 IDLE

NOP.....program break here



INF	INcrement F				
• Syntax:	INF f, d, a				
Operands:	0 ≦ f ≦ 255 ; d € (0,	, 1); a € (0, 1)			
Operation:	(f) + 1 \rightarrow destination				
Status Affected	d: C, DC, N, OV, Z				
Description:	Add 1 to the content of register f and place the result to d appointed register. If d = 0, the result is placed to accumulator W ; If d = 1, the result is placed to register f ; If a = 0, the result is placed to RAM address (000H~0FFH) ; If a = 1, the result is placed in the appointed address of register BSBCN				
Words:	1				
Cycles:	1				
Example 1:	INF REG, 0, 0				
Before Instruction:		After Instruction:			
WREG(02CH)=055H	WREG(02CH)=000H			
REG(080H)=0FFH		REG(080H)=0FFH			
C=DC=I	N=OV=Z=0	C=DC= Z=1, N=OV=0			
Remark: C, Example 2:	DC is carried, so C=1. Aft INF REG, 1, 1 (if BSF	er execution, the result equals to 0, so Z=1. CN=001H)			
Before Inst	ruction:	After Instruction:			
WREG(02CH)=055H	WREG(02CH)=055H			
REG(070H)=00FH		REG(070H)=010H			
C=DC=N=OV=Z=0 <u>Remark:</u> DC is carried, so DC=1.		DC=1, C=N=OV=Z=0			
Example 3:	INF REG, 1, 0				
Before Inst	ruction:	After Instruction:			
WREG(02CH)=055H	WREG(02CH)=055H			
REG(08	0H)=07FH	REG(080H)=080H			
C=DC=I	N=OV=Z=0	DC= N=OV=1, C=Z=0			

Remark: DC is carried, so DC=1. BIT7 changed from 0 to 1 after execution, so OV=1. If the result > 127, N=1.



	2	INcre	ment f, Skip if Un-Zero		
Syntax:		INSUZ	f, d, a		
Operan	ds:	$0 \leq f \leq 2$	255; d € (0, 1); a € (0)		
Operati	on:	(f) + 1 -	\rightarrow destination, skip if destination \neq 0		
Status /	Affected:	None			
Description:		Compare the register incremented value with 0. If the register value is not 0, then skip the next instruction. If the value equals to 0, then continue executing next instruction and store the result to d appointed register.			
		If d = 0, the result is placed to accumulator W ;			
		If d = 1, the result is placed to register f ;			
		lf a = 0, tł	ne result is placed to RAM address ;		
		lf a = 1, tł	ne result is placed in the appointed address of register BSRCN.		
Words:		1			
Cycles:		1(2)(3)			
Exampl	e 1:	INSUZ MVL NOP	REG, 1, 0 00AH		
Bef	ore Instru	iction:	After Instruction:		
	WREG(02	2CH)=00FH	WREG(02CH)=00AH		
		, Н)=0ЕЕН	REG(080H)=000H		
Remark:	The result	t is 0. so co	ontinue the next program. The result will be placed back to register REG.		
Exampl	e 2:	INSUZ	REG. 0. 1 (if BSRCN=001H)		
		MVL NOP	00AH		
Bef	ore Instru	iction:	After Instruction:		
	WREG(02	2CH)=055H	WREG(02CH)=001H		
	REG(070	H)=000H	REG(070H)=000H		
Remark: The result is not 0. so skip the nex			ot 0, so skip the next instruction. The result will be stored in accumulator W.		



INSZ		INcrement f, Skip if Zero			
- Syntax:		INSZ	f, d, a		
Operan	ds:	$0 \leq f \leq 2$	255; d€(0,1);	a € (0, 1)	
Operation	on:	(f) + 1 -	\rightarrow destination, skip if c	destination=0	
Status /	Affected:	None			
Descrip	tion:	Compare the incremented register value with 0. If the value is 0, skip the next instruction. If not equals to 0, continue the next instruction and store the result to d appointed register. If d = 0, the result is placed to accumulator W ; If d = 1, the result is placed to register f ; If a = 0, the result is placed to RAM address ; . If a = 1, the result is placed in the appointed address of register BSRCN.			
Words:		1			
Cycles: Example	e 1:	1(2)(3) INSZ MVL NOP	REG, 0, 0 00AH		
Bef	ore Instru	ction:		After Instruction:	
WREG(02CH)=00FH REG(080H)=0FFH			WREG(02CH)=000H REG(080H)=0FFH		
<u>Remark:</u> Example	e 2.		REG 1 0		
		MVL NOP	00AH		
Bef	ore Instru	ction:		After Instruction:	
	WREG(02	CH)=055H	4	WREG(02CH)=00AH	
REG(070H)=000H			REG(070H)=001H		

<u>Remark:</u> The result is not 0, so continue the next instruction and place the result to register REG.



-#

IORF	Inclusive OR w with F					
• Syntax:	IORF	f, d, a				
Operands:	$0 \leq f \leq$	255; d€(0,1);	a€(0,1)			
Operation:	(W) OR	(W) OR (f) \rightarrow destination				
Status Affecte	ed: N, Z					
Description:	Inclusive appointe If $d = 0$, If $d = 1$, If $a = 0$, If $a = 1$,	Inclusive OR accumulator W value and register F value, and place the result to c appointed register. If d = 0, the result is placed to accumulator W ; If d = 1, the result is placed to register f ; If a = 0, the result is placed to RAM address ; If a = 1, the result is placed in the appointed address of register BSRCN.				
Words:	1					
Cycles: Example 1:	1 IORF	REG, 0, 0				
Before Ins	truction:		After Instruction:			
WREG	(02CH)=055	ίΗ	WREG(02CH)=0FFH			
REG(080H)=0AAH N=Z=0			REG(080H)=0AAH N=1, Z=0			
<u>Remark:</u> ⊤	he result >12	27, so N=1.				
Example 2:	IORF	REG, 1, 0				
Before Ins	truction:		After Instruction:			
WREG(02CH)=00FH			WREG(02CH)=00FH			
REG(070H)=0F0H N=Z=0 <u>Remark:</u> The result >127, so N=1.			REG(070H)=0FFH N=1, Z=0			



IORL	Inclusive OR Literal with w				
• Syntax:	IORL	k	*		
Operands:	$0 \leq k \leq$	255			
Operation:	(W) OR $k \rightarrow W$				
Status Affected:	Z				
Description:	Inclusive W.	OR accumulator W value and	k and then place the result back to accumulator		
Words:	1				
Cycles: Example 1:	1 IORL	055H			
Before Instru	iction:		After Instruction:		
WREG(02 N=Z=0 <u>Remark:</u> The Example 2:	2CH)=0AA result>127 IORL	H 7, so N=1. 000H	WREG(02CH)=0FFH N=1, Z=0		
Before Instru	iction:		After Instruction:		
WREG(02	2CH)=000H	н	WREG(02CH)=000H		
N=Z=0			N=1, Z=0		

<u>Remark:</u> The result is 0, so Z=1.



JC	Jump if Carry			
• Syntax:				
Syntax.	JC II			
Operands:	-128 ≦ r	$n \leq 127$		
Operation:	If Status	If Status <carry bit=""> is 1, jump to n</carry>		
Status Affected	d: None			
Description:	When th	When the carry flag C=1 of status register, jump to the appointed address n.		
Words:	1			
Cycles:	1(2)			
Example 1:	LABEL:	JC NEXT		
	NEXT:	NOP		
Before Instruction:		After Instruction:		
PC = ad	ldress (LAB	EL) If C=0, PC= address (LABEL + 1)		
		If C=1, PC= address (NEXT)		


JMP	unconditional JuMP		
- Syntax:	JMP	n	
Operands:	$0 \leqq n \leqq$	16384(03FFFH)	
Operation:	$\textbf{n} \rightarrow \textbf{PC}$		
Status Affected	None		
Description:	Unconditi	onally jump to appointed address n.	
Words:	2		
Cycles: Example 1:	2 LABEL: NEXT:	JMP NEXT NOP	
Before Instru	uction:	After Instruction:	

PC = address (LABEL)

PC= address (NEXT)

© 2008-2009 HYCON Technology Corp www.hycontek.com







JNC	Jump	Jump if Not Carry		
- Syntax:	JNC n			
Operands:	-128 ≦ r	$n \leq 127$		
Operation:	If Status	<carry bit=""> is 0, jump to n</carry>		
Status Affecte	d: None			
Description:	When ca	arry flag C=0 of status register, jump to appointed address n.		
Words:	1			
Cycles:	1(2)			
Example 1:	LABEL:	JNC NEXT		
	NEXT:	NOP		
Before Inst	ruction:	After Instruction:		
PC = ac	ddress (LAB	EL) If C=0, PC= address (NEXT)		
		If C=1, PC= address (LABEL + 1)		



٠

JNN	Jump	Jump if Not Negative		
- Syntax:	JNN n			
Operands:	-128 ≦ r	$n \leq 127$		
Operation:	If Status	<negative bit=""> is 0, jump to n</negative>		
Status Affecte	d: None			
Description:	When the	e negative flag N=0 of status register, jump to the appointed address n.		
Words:	1			
Cycles:	1(2)			
Example 1:	LABEL: NEXT:	JNN NEXT NOP		
Before Inst	truction:	After Instruction:		
PC = a	ddress (LAB	EL) If N=0, PC= address (NEXT) If N=1, PC= address (LABEL + 1)		



JNO	Jump	Jump if Not Overflow		
• Syntax:	JNO n			
Operands:	-128 ≦ r	$n \leq 127$		
Operation:	If Status	<overflow bit=""> is 0, jump to n</overflow>		
Status Affecte	d: None			
Description:	When ov	erflow flag OV=0 of status register, jump to appointed address n.		
Words:	1			
Cycles:	1(2)			
Example 1:	LABEL: NEXT:	JNO NEXT NOP		
Before Inst	ruction:	After Instruction:		
PC = ac	ddress (LABI	EL) If OV=0, PC= address (NEXT)		
		If OV=1, PC= address (LABEL + 1)		



JNZ	Jump if Not Zero		
• Svntax:	JNZ n		
Operands:	-128 ≦ r	n ≦ 127	
Operation:	If Status	<zero bit=""> is 0, jump to n</zero>	
Status Affecte	d: None		
Description:	When the	e zero flag Z=0 of status register, jump to the appointed address n.	
Words:	1		
Cycles:	1(2)		
Example 1:	LABEL:	JNZ NEXT	
	NEXT:	NOP	
Before Inst	ruction:	After Instruction:	
PC = ac	ddress (LAB	EL) If Z=0, PC= address (NEXT)	
		If Z=1, PC= address (LABEL + 1)	







JZ	Jump	Jump if Zero		
•			•	
Syntax:	JZ n			
Operands:	$-128 \leq r$	≦ 127		
Operation:	If Status	<zero bit=""> is 1, jump to n</zero>		
Status Affecte	d: None			
Description:	When ze	ro flag Z=1 of status register, jump to the appointed address n.		
Words:	1			
Cycles:	1(2)			
Example 1:	LABEL:	JZ NEXT		
		· ·		
	NEXT	NOP		
Before Inst	ruction:	After Instruction:		
PC = ac	ldress (LAB	EL) If Z=0, PC= address (LABEL + 1)		
		If Z=1, PC= address (NEXT)		



LBSR	Load	l literal into B	ank Select Register
• Syntax:	LBSR	k	
Operands:	0 ≦ k ≦	≦ 7	
Operation:	$k \rightarrow BS$	RCN	
Status Affecte	d: None		
Description:	Move c	onstant k to Bank Se	lect Register (BSRCN) to configure data origin address.
Words:	1		
Cycles:	1		
Example 1:	LBSR	001H	total instruction cycles = 1
Before Inst	ruction:		After Instruction:
BSRCN	=000H		BSRCN=001H
<u>Remark:</u> Co	onfigure BS	SRCN=001H.	
Example 2:	MVL	001H	
	MVF	BSRCN, 1, 0	total instruction cycles = 2
Before Inst	ruction:		After Instruction:
BSRCN	I=000H		BSRCN=001H
Remark: Th	nis sample	program action is the	e same with Example 1.



LDPR	LoaD	LoaD Point into fsR		
• Syntax:	LDPR	k, f		
Operands:	0 ≤ k ≤	≤ 1279(04FFH) : 0	$\leq f \leq 1$	
Operation:	$k \rightarrow FS$	R (FSRxH, FSRxL)		
Status Affec	:ted: None			
Description	Data ad also ind configur	dressing method not irect addressing. The ration way.	only include direct addressing and instant addressing, but purpose of this instruction is to simplify indirect addressing	
	Indirect data add indirect definitio bit regis out FS corresp	addressing utilizes re dress and data value i addressing that curre n memory address lei ters, FSR0 is separat SR1H and FSR1. L. M ondingly.	gister, FSR (File Select Register). Register FSR stores is place in register INDF. There are two FSR registers of ntly can be used, namely FSR0 and FSR1 register. The ngth can reach 11 bits. It can be further divided into 2 high ed into FSR0H and FSR0L, and FSR1 can be portioned emory data is saved in between INDF0 and INDF1	
Words:	2			
Cycles:	2			
Example 1:	LDPR MVL	017FH, 0 0AAH		
	MVF	INDF0, 1, 0	total instruction cycles = 4	
Before II	nstruction:		After Instruction:	
FSR	0H=000H		FSR0H=001H	
FSR	0L=080H		FSR0L=07FH	
IND	F0=0FFH		INDF0=0AAH	
Addı <u>Remark:</u>	ress (017FH)= f=0 is default	055H value, FSR0. If f argu	Address (017FH)=0AAH ment is 0 of the program, it can be saved.	
	Sample progr data address	am describes the way (017FH).	/ to use indirect addressing to write data value, 0AAH of	
Example 2:	MVL MVF MVL MVF MVL	07FH FSR0L, 1, 0 001H FSR0H, 1, 0 0AAH		
	MVF	INDF0, 1, 0	total instruction cycles = 6	
Remark:	This program	action is the same as	described in Example 1.	



MULF	MUL	MULtiply w with F			
Syntax:	MULF	f, a			
Operands:	$0 \leq f \leq$	255; a€(0,1)			
Operation:	(W) × (f) $ ightarrow$ PRODH (high by	/te), PRODL (low byte)		
Status Affecte	d: None				
Description:	Multiply PRODL	Multiply accumulator W value and register f value and then place the result to PRODH, PRODL registers.			
	a = 0 or If a = 0 ((BSRCN If a = 1n (BSRCN	a =1 configuration is means register f exis N=000H). neans register f exis N=001H).	s determined by RAM address of register f. sts in 080H to 0FFH appointed RAM address ts in 100H to 17FH appointed RAM address		
Words:	1				
Cycles:	2				
Example 1:	MULF	REG, 1			
Before Inst	ruction:		After Instruction:		
WREG(02CH)=00FH		FH	WREG(02CH)=00FH		
REG(017FH)=0FFH		н	REG(017FH)=0FFH		
PRODH	⊣= ??		PRODH=00EH		
PRODL	_=??		PRODL=0F1H		
<u>Remark:</u> U	se direct ad	dress to execute mu	Itiplication.		
Example 2:	MULF	INDF0, 0			
Before Inst	ruction:		After Instruction:		
WREG	(02CH)=00F	FH	WREG(02CH)=00FH		
FSR0H	=001H, FSI	R0L=07FH	FSR0H=001H, FSR0L=07FH		
Addres	s (017FH)=	0FFH	Address (017FH)=0FFH		
PROD	H=??		PRODH=00EH		
PRODI	=??				

<u>Remark:</u> Use indirect address to execute multiplication.



MULL	MULtiply Literal	with w
- Syntax:	MULL k	
Operands:	$0 \leq k \leq 255$	
Operation:	(W) × k \rightarrow PRODH (high	byte), PRODL (low byte)
Status Affecte	d: None	
Description:	Multiply constant k and a and PRODL.	ccumulator W value and place the result to register, PRODH
Words:	1	
Cycles:	2	
Example 1:	MULL 0FFH	
Before Inst	ruction:	After Instruction:
WREG((02CH)=00FH	WREG(02CH)=00FH
PRODH	1 =??	PRODH=00EH
PRODL	_=??	PRODL=0F1H



MVF	MoV	MoVe F to w or MoVe w to F		
- Syntax:	MVF	f, d, a		
Operands:	$0 \leq f \leq$	255; d € (0, 1); a € (0, 1)		
Operation:	$(f) \to W$	or (W) \rightarrow f		
Status Affecte	d: None			
Description:	Move re If d = 0, If d = 1 a = 0 or If a = 0, (BSRCI If a = 1, (BSRCI	gister f value to accumulator W; or move accumulator W value to register it means moving register f value to accumulator W; i, it means moving accumulator W value to register f; a =1 configuration must be determined by register f address of RAM : it means register f exists in the appointed RAM address of 000H~0FFH =000H) it means register f exists in the appointed RAM address of 100H~17FH =001H).		
Words:	1			
Cycles: Example 1:	1 MVF	REG, 0, 0		
Before Inst	ruction:	After Instruction:		
WREG	(02CH)=05	H WREG(02CH)=0AAH		
REG(080H)=0AAH REG1(170H)=0FFH		REG(080H)=0AAH REG1(170H)=0FFH		
Example 2:	MVF	REG1, 1, 0		
Before Inst	ruction:	After Instruction:		
WREG	(02CH)=05	H WREG(02CH)=055H		
REG1(170H)=0FF	H REG1(170H)=055H		
REG(08	30H)=0AAH	REG(080H)=0AAH		

<u>Remark:</u> d=1, it means moving accumulator W value to register f.



MVFF	MoVe	F to F
• Syntax:	MVFF	fs, fd
Operands:	$0 \leq fs \leq$	$\stackrel{\scriptstyle <}{\scriptstyle =}$ 1279(04FFH) ; 0 \leq fd \leq 1279(04FFH)
Operation:	$(fs) \rightarrow fc$	Í
Status Affecte	ed: None	
Description:	Move re	gister fs value to register fd.
Words:	2	
Cycles:	2	
Example 1:	MVFF	REG, REG1
Before Ins	truction:	After Instruction:
REG=	055H	REG=055H
REG1	=0AAH	REG1=055H



MVL	MoVe Literal to w				
- Syntax:	MVL k				
Operands:	$0 \leq k \leq 255$				
Operation:	$k \to W$				
Status Affecte	d: None				
Description:	Move constant k to accumulator W.				
Words:	1				
Cycles: Example 1:	1 MVL 0FFH				
Before Inst	ruction:	After Instruction:			
WREG((02CH)=000H	WREG(02CH)=0FFH			



MVLP	MoVe	MoVe Literal to Pointer					
- Syntax:	MVLP	k					
Operands:	$0 \leq k \leq$	16384(03FFFh)					
Operation:	$k \rightarrow TBl$	PTR (TBLPTRH, TB	LPTRL)				
Status Affecte	d: None						
Description:	MVLP is look-up-	MVLP is the instruction to configure program memory pointer, mainly used in look-up-table instruction and TBLR collocation.					
Words:	2						
Cycles:	2						
Example 1:	MVLP	001FF0H					
Before Inst	ruction:		After Instruction:				
TBLPTRH=000H			TBLPTRH=01FH				
TBLPT	RL=000H		TBLPTRL=0F0H				
Remark: Co	onfigure pro	gram memory pointe	r, load constant k to reisterTBLPTR.				



NOP No OPeration

Syntax:	NOP
Operands:	None
Operation:	No operation
Status Affec	ted: None
Description:	No operation is executed, only delay for 1 instruction time.
Words:	1
Cycles:	1
Example 1:	NOP
Remark:	Blank instruction, only executing the delay time of 1 instruction cycle.



POP	POP return stack	POP return stack				
• Syntax:	POP	•				
Operands:	None					
Operation:	(TOS) \rightarrow Bit bucket, then ((TOS	S) at STKPTR-1) \rightarrow TOS				
Status Affe	cted: None					
Description	 Discard the stack pointer pointer and place the value to register, Register TOS can be divided in 	Discard the stack pointer pointed stack value of and subtract 1 of stack pointer register and place the value to register, TOS. Register TOS can be divided into TOSH and TOSL register.				
Words:	1					
Cycles: Example 1:	1 LABEL: POP RJ LABEL1					
Before I	Instruction:	After Instruction:				
ST	<pre><ptr=003h< pre=""></ptr=003h<></pre>	STKPTR=002H				
TOS	S= 001666H	TOS= 001234H				
TOS	S (STKPTR=002H) = 001234H	PC=LABEL				
TOS	S (STKPTR=001H) = 000567H					
PC	PC=LABEL					

<u>Remark:</u> If STKPTR=00H, no influence will be aroused by executing POP instruction. TOS is 0, STKPTR is 0.



RCALL	Relative subroutine CALL							
• Syntax:	RCALL	n						
Operands:	-1024 ≦	$n \leq 1023$						
Operation:	(PC) + 1	→ TOS, n	\rightarrow PC,					
Status Affected:	STKPTR	STKFL>,	STKPTR<	STKOV>,	Pstatus <ske< td=""><td>RR>.</td><td></td><td></td></ske<>	RR>.		
Description:	Call vice program, maximum call range is ±1K bytes of memory range. If the layer is the top-of-stack after calling vice program, STKFL will be configured as 1. Under the configuration of SBMSET1<7>=0, if RCALL instruction is executed after stack overflow, STKOV flag will be configured as 1. SKERR will be configured as 1 as well. PC operates normally. Under the configuration of SBMSET1<7>=1, if RCALL instruction is executed after stack overflow, STKOV flag will be configured as 1. SKERR will be configured as 1. IC will be reset and then PC will return back to 000H. When STKFL or STKOV occurs, either one flag is erased; the other will be erased too.				igured as 1. d after stack d after stack to 000H. erased too.			
Words:	1							
Cycles:	2							
Example 1:	LABEL:	RCALL NOP	NEXT					
Before Instru	iction:				After Instru	uction:	1	
PC = add	ress (LABE	EL)			PC=		address (NE)	XT)
TOS=??					TOS=	add	ress (LABEL +	2)

HYC	٦
HYCON TECHNOLO	GY

RET	RETurn from subroutine					
• Syntax:	RET					
Operands:	s € (0, 1)					
Operation:	$(TOS) \rightarrow PC,$ If s=1, $(WREGSDW) \rightarrow WREG,$ $(STASDW) \rightarrow STATUS,$ $(BSRSDW) \rightarrow BSRCN$					
Status Affected	: STKPTR <stkun>, Pstatus<skerr></skerr></stkun>					
Description:	Leave vice program and store stack pointer register value to PC. If s=1, shadow register value will be placed into corresponding register (WREG, STATUS, BSRCN). When vice program is not called and STKPTR=000H, executes instruction RET may result in IC reset and STKUN flag may be configured as 1. SKERR flag will be configured as 1.					
Words:	1					
Cycles: Example 1:	2 RET					
Before Instr None	uction: After Instruction: PC=TOS					



RETI	RETurn from Interrupt			
- Syntax:	RETI			·
Operands:	None			
Operation:	$(TOS) \rightarrow PC$ If s=1, (WREGSDV) $(STASDW) \rightarrow$ (BSRSDW)	C, 1 → GIE W) → WREG, → STATUS, → BSRCN		
Status Affected	GIE, STKPT	R <stkun>, Pstatus<ske< td=""><td>ERR></td><td></td></ske<></stkun>	ERR>	
Description:	Return form interrupt and store the stack pointer register value to PC. Interrupt enable pin is configured again as 1. If s=1, shadow register value will be placed into corresponding register (WREG, STATUS, BSRCN) When vice program is not called and STKPTR=000H, execute RETI instruction will lead to IC reset. STKUN flag will be configured as 1 so as SKERR flag.			
Words:	1			
Cycles: Example 1:	2 RETI 1	I		
Before Instru None	uction:		After I	nstruction:
			P	
			vv R ^g	REG - WREGSDW
			S	TATUS = STASDW
			GI	IE=1

1

HYCON
HYCON TECHNOLOGY

RETL	RETurn Literal to w				
• Syntax:	RETL	k		*	
Operands:	$0 \leq k \leq$	255			
Operation:	$k \to W,$	$(TOS) \to$	PC		
Status Affected	: STKPTR	<stkun></stkun>	, Pstatus <skerr></skerr>		
Description:	Return fr value will This instr When vic reset the	om vice pr l be loaded ruction is c ce program IC. STKU	rogram to main pro d to accumulator W often implemented i n is not called and S N flag will be config	gram. While returning the instruction, constant k n look-up-table function. STKPTR=000H, executing RETL instruction may gured as 1, so as SKERR flag.	
Words:	1				
Cycles:	2				
Example 1:	LABEL: TABLE:	MVL CALL ADDF	001H TABLE PCLATL, 1, 0		
		RETL RETL	055H 0AAH		
Before Instru	uction:			After Instruction:	
WREG(0	WREG(02CH)=001H			WREG(02CH)=0AAH	

Remark: While returning to main program, constant k will be loaded to accumulator W. This example presents how to write Offset value of PCLATL to determine the value of TABLE.



RJ	unconditional Relative Jump					
• Syntax:	RJ n					
Operands:	-1024 ≦	$n \leq 1023$				
Operation:	$n \to \text{PC}$					
Status Affected	d: None					
Description:	Uncondit	Unconditionally jump to appointed address n.				
Words:	1					
Cycles:	2					
Example 1:	LABEL: NEXT:	RJ NEXT - - - NOP				
Before Inst	ruction:	After Instruction:				
PC = address (LABEL)		EL) PC= address (NEXT)				

RLF	Rotate	Rotate Left F (no carry)				
- Syntax:	RLF	f, d, a				
Operands:	$0 \leq f \leq 2$	255; d€(0,1); a€(0)				
Operation:	(f <n>) –</n>	→ destination <n+1>.</n+1>				
•	(f<7>)-	→ destination < 0 >				
Status Affecte	d: Z					
Description:	Rotate le If $d = 0$, ti If $d = 1$, ti If $a = 0$, ti If $a = 1$, ti	It f value. The result is placed to accumulator W ; The result is placed to register f ; The result is placed to RAM address ; The result will be placed to appointed RAM address of register BSRCN. MSB Register f LSB ◀				
Words:	1					
Cycles: Example 1:	1 RLF	REG, 1, 0				
Before Inst	ruction:	After Instruction:				
WREG	(02CH)=00Fł	H WREG(02CH)=00FH				
REG(0	80H)=0AAH	REG(080H)=055H				
N=Z=0 Example 2:	RLF	N=Z=0 REG, 0, 0				
Before Inst	ruction:	After Instruction:				
WREG	(02CH)=00FI	WREG(02CH)=000H				
REG(0	7FH)=000H	REG(07FH)=000H				
N=Z=0		Z=1, N=0				
Example 3:	RLF	REG, 0, 0				
Before Inst	ruction:	After Instruction:				
WREG	(02CH)=00FI	H WREG(02CH)=0AAH				
REG(0	80H)=055H	REG(080H)=055H N=1. Z=0				
N=Z=0		,				

HYCON TECHNOLOGY



	Rotate Left F th	nrough Carry
Syntax:	RLFC f, d, a	
Operands:	$0 \leq f \leq 255$; $d \in$ (0,	1); a € (0, 1)
Operation:	(f <n>) \rightarrow destination <</n>	:n+1 >,
	(f<7>) \rightarrow Status< C >,	
	Status< C > \rightarrow destination	ion < 0 >
Status Affecte	e d: C, N, Z	
Description:	Rotate left register f values If d = 0, the result is pland If d = 1, the result is pland If a = 0, the result is pland If a = 1, the result will be C = MSB	ue and carry flag C. ced to accumulator W ; ced to register f ; ced to RAM address ; e placed to appointed RAM address of register BSRCN.
Words:	1	
Cycles: Example 1:	1 RLFC REG, 1, 0	
Before Inst	truction:	After Instruction:
WREG	(02CH)=00FH	WREG(02CH)=00FH
REG(0	80H)=0AAH	REG(080H)=054H
C=N=Z	=0	C=1, N=Z=0
Example 2:	RLFC REG, 0, 0	
Before Inst	truction:	After Instruction:
WREG	(02CH)=0FH	WREG(02CH)=0D4H
REG(0	70H)=0EAH	REG(070H)=0EAH
C=N=Z	.=0	C=N=1, Z=0
Example 3:	RLFC REG, 1, 0	
Before Inst	truction:	After Instruction:
WREG	(02CH)=00FH	WREG(02CH)=00FH
REG(0	70H)=080H	REG(070H)=000H
C=N=Z	=0	C=Z=1, N=U

RRF	Rotate Righ F (no	carry)			
- Syntax:	RRF f, d, a				
Operands:	$0 \leq f \leq 255 \ ; d \in (\ 0, \ 1) \ ;$	a € (0, 1)			
Operation:	(f <n>) \rightarrow destination <n -="" 1<="" td=""><td>>,</td></n></n>	>,			
-	$(f<0>) \rightarrow destination < 7 >$				
Status Affected	d: Z				
Description:	Rotate right the register f value. If d = 0, the result is placed to accumulator W ; If d = 1, the result is placed to register f ; If a = 0, the result is placed to RAM address ; If a = 1, the result will be placed to appointed RAM address of register BSRCN. MSB Register f LSB				
Words:	1				
Cycles: Example 1:	1 RRF REG, 1, 0				
Before Instru	uction:	After Instruction:			
WREG(0	02CH)=00FH	WREG(02CH)=00FH			
REG(080	0H)=0AAH	REG(080H)=055H			
N=Z=0		N=Z=0			
Example 2:	RRF REG, 0, 0				
Before Instru	uction:	After Instruction:			
WREG(0	02CH)=00FH	WREG(02CH)=000H			
REG(07F	FH)=000H	REG(07FH)=000H			
N=Z=0 Example 3 :	RRF RFG 0.0	Z=1, N=0			
Defere Instr		After Instruction.			
	04)=055H	REG(0201)=0AAT			
N=Z=0		N=1, Z=0			





RRFC	Rotate Right F through Car	ry
Syntax:	RRFC f, d, a	-
Operands:	$0 \leq f \leq 255 ; d \in (0, 1) ; \qquad a \in (0, 1)$	
Operation:	(f <n>) \rightarrow destination <n-1>,</n-1></n>	
	(f<0>) \rightarrow Status< C >,	
	Status< C > \rightarrow destination < 7 >	
Status Affected:	: C, N, Z	
Description:	Rotate right the register f value and carry flat If d = 0, the result is placed to accumulator of If d = 1, the result is placed to register f : If a = 0, the result is placed to RAM address If a = 1, the result will be placed to appointed $C \rightarrow MSB$ Register f LSB	ag C. W ; s ; ed RAM address of register BSRCN.
Words:	1	
Cycles: Example 1:	1 RRFC REG, 1, 0	
Before Instru	iction: Af	ter Instruction:
WREG(02	2CH)=00FH	WREG(02CH)=00FH
REG(080H	H)=0AAH	REG(080H)=055H
C=N=Z=0 Example 2:	RRFC REG, 0, 0	C=N=Z=0
Before Instru	iction: Af	ter Instruction:
WREG(02	2CH)=00FH	WREG(02CH)=0AAH
REG(07FI	H)=055H	REG(07FH)=055H
C=1, N=Z	=0	C=N=1, Z=0
Example 3:	RRFC REG, 1, 0	
Before Instru	iction: Af	ter Instruction:
WREG(02	2CH)=00FH	WREG(02CH)=00FH
REG(07FI	H)=001H	REG(07FH)=000H
C=N=Z=0	1	C=Z=1, N=U



SETF	SET F					
- Syntax:	ETF f, a					
Operands:	0 ≦ f ≦ 255 ; a € (0, 1)					
Operation:	$FH \rightarrow f$					
Status Affected:	one					
Description:	Configure all the contents of register f to 1. a = 0 or a =1 is determined by RAM address of register f : If a = 0, it means that register f exists in the appointed RAM address of 000H to 0FFH (BSRCN=000H). If a = 1, it means that register f exists in the appointed RAM address of 100H to 17FH (BSRCN=001H).					
Words:						
Cycles: Example 1:	ETF REG, 0					
Before Instru	on: After Instruction:					
WREG(02	1)=00FH WREG(02CH)=00FH					
REG(0801	:0AAH REG(080H)=0FFH					



SLP	enter SLeeP mode			
- Syntax:	SLP			
Operands:	None			
Operation:	$1 \rightarrow PD$			
Status Affected:	PD			
Description:	CPU accesses into sleep mode, oscillator stop operating.			
Words:	1			
Cycles:	1			
Example 1:	SLP NOP			
Before Instru	ction: After Instruction:			
PD=0	PD=1			



SUBC	;	SUBtract w from f with Carry					ŷ
- Syntax:		ę	SUBC	f, d, a			
Operan	ds:	($0 \leq f \leq$	255; d€((D, 1);	a€(0,1)	
Operati	on:	((f) — (V	V) – (C) –	→ destinati	on	
Status / Descripti	Affec on:	:ted: (; ; ; ; ; ; ; ; ;	C, DC, N Subtract result to If $d = 0, 1$ If $d = 1, 1$ If $a = 0, 1$ If $a = 1, 1$, OV, Z accumulator d. the result is p the result is p the result is p the result will	W and ca laced to a laced to re laced to R be placed	rry flag C's r ccumulator V egister f ; RAM address I to appointe	eversed value of register f and place the <i>N</i> ; ; d RAM address of register BSRCN.
Words:			1				
Cycles: Exampl	e 1:		1 SUBC	REG, 0, 0			
Bef	ore lı	nstruc	tion:			Aft	ter Instruction:
	WR	EG=00 ⁻	1H				WREG=000H
	REG C=1	6(080H) . DC=N)=001H ↓=OV=Z:	=0			REG(080H)=001H C= DC=Z=1, N=OV= 0
Remark:	C ha	s not b	een bor	rowed, so C=	DC=1. Th	e result is 0,	so Z=1.
Exampl	e 2:	:	SUBF	REG,	1, 0		
Bef	ore lı	nstruc	tion:			Aft	ter Instruction:
	WR	EG=000	0H				WREG=000H
	REG C=D	6(07FH)=080H)V=7=0				REG(07FH)=07FH C=OV=1, DC= N=Z=0
Rem	nark:	C has	not bee	n borrowed, s	so C=1; D	C has been l	borrowed, so DC=0;
		OV=1 (Nega	matche ative) = N	s the judgmei legative;	nt criterion	n: (Negative)	- (Positive) = Positive or (Positive) $-$

This example matches: (Negative) - (Positive) = Positive, so OV=1.



SUBF		SUBtr	act w from F			
• Syntax:		SUBF	f, d, a			
Operan	ds:	$0 \leq f \leq 2$	255; d€(0,1);	a€(0,1)		
Operation: (f) $-$ (W) \rightarrow destin) \rightarrow destination			
Status A	Affected:	C, DC, N,	OV, Z			
Description: Subtract accumulator W value of register f and place the result to If d = 0, the result is placed to accumulator W ; If d = 1, the result is placed to register f ; If a = 0, the result is placed to RAM address ;			d place the result to d. ; RAM address of register BSRCN.			
Words:		1				
Cycles: 1 Example 1: SUBF		1 SUBF	REG, 0, 0			
Before Instru		ction:		Afte	r Instruction:	
	WREG=0	01H			WREG=000H	
	REG(0801	H)=001H			REG(080H)=001H	
Dementer	C=DC=N=	=OV=Z=0	=Z=0		C= DC=Z=1, N=OV= 0	
Example	e 2:	SUBF	REG, 1, 0	ie result is 0, s	0 Z=1.	
Bef	ore Instru	ction:		Afte	r Instruction:	
	WREG=00	01H			WREG=001H	
	REG(07FI	H)=080H			REG(07FH)=07FH	
	C=DC=N=	=OV=Z=0			C=OV=1, DC= N=Z=0	
<u>Remark:</u>	C has not	been borro	owed, so C=1; DC has	s been borrowe	ed, so DC=0;	
	OV=1 mat	DV=1 matches the judgment criterion: (Negative) $-$ (Positive) = Positive or (Positive) $-$				
	(Negative)) = Negativ	ve;			

This example matches: (Negative) - (Positive) = Positive, so OV=1.



SUBL	SUBt	ract w from Literal
• Syntax:	SUBL	k
Operands:	$0 \leq k \leq$	255
Operation:	K – (W	$) \rightarrow W$
Status Affected	: C, Z	
Description:	Subtract W.	constant k and accumulator W value and place the result back to accumulator
Words:	1	
Cycles: Example 1:	1 SUBL	001H
Before Instr	uction:	After Instruction:
WREG=(C=DC=N Remark: C, I	001H I=OV=Z=0 DC has not	WREG=000H C= DC=Z=1, N=OV= 0 been borrowed, so C=DC=1. The result is 0, so Z=1.
Example 2:	SUBL	080H
Before Instr	uction:	After Instruction:
WREG=(001H I=∩\/=7=0	WREG=07FH C=OV=1, DC= N=Z=0
Remark: C h OV=1 m (Negative This exa	as not bee atches the e) = Negati mple match	n borrowed, so C=1; DC has been borrowed, so DC=0; judgment criterion: (Negative) — (Positive) = Positive or (Positive) — ve ; nes: (Negative) — (Positive) = Positive, so QV=1.
Example 3:	SUBL	07FH
Before Instr	uction:	After Instruction:
WREG=(C=DC=N <u>Remark:</u> DC N= ⁻ This	DFFH I=OV=Z=0 has not be 1. s example	WREG=080H DC=N=OV=1, C=Z=0 en borrowed, so DC=1 ; C has been borrowed, so C=0; the result > 127, so matches (Positive) - (Negative) = Negative, so $OV=1$.
Example 4:	SUBL	000H
Before Instr	uction:	After Instruction:
WREG=(C=DC=N	001H I=OV=Z=0	WREG=0FFH N= 1, C=DC=OV=Z=0



÷

SWPF	SWaP F		
Syntax:	SWPF f, d, a		
Operands:	$0 \leq f \leq 255 \; ; d \in (\; 0,\; 1) \; ; \qquad a \in (\; 0,\; 1)$		
Operation:	(f<3:0>) \rightarrow destination<7:4>		
	$(f < 7:4 >) \rightarrow destination < 3:0 >$		
Status Affecte	d: None		
Description:	Switch high and low 4 bit value of register f. If d = 0, the result is placed to accumulator W ; If d = 1, the result is placed to register f ; If a = 0, the result is placed to RAM address (000H~0FFH) ; If a = 1, the result will be placed to appointed RAM address of register BSRCN.		
Words:	1		
Cycles: Example 1:	1 SWPF REG, 1, 0		
Before Inst	ruction: After Instruction:		
WREG=	=001H WREG=001H		
REG(08	30H)=05AH REG(080H)=0A5H		

TBLR	TaBLe Read				
• Syntax:	TBLR (* , *+)	•			
Operands:	*, or *+				
Operation:	# lf(TBLR *)				
	(Program Memory (TE	BLPTRH, TBLPTRL)) \rightarrow TBLDH, TBLDL,			
	TBLPTR (TBLPTRH, T	BLPTRL) do not change.			
	# If (TBLR *+)				
	(Program Memory (TE	BLPTRH, TBLPTRL)) \rightarrow TBLDH, TBLDL,			
	(TBLPTR) +1 ->TBLPT	R.			
Status Affected	: None				
Description:	TBLR is an instruction that reads program memory contents; it is mainly implemented in look-up-table instruction. It is utilized in two ways:				
	• TBLR *				
	Register TBLPTRH and TBLPTRL value is address pointer, read corresponding program memory contents to register TBLD (TBLDH, TBLDL).				
	• TBLR *+				
	Register TBLPTF program memory address pointer.	RH and TBLPTRL value is address pointer, read corresponding contents to register TBLD (TBLDH, TBLDL) and then add 1 to			
Words:	1				
Cycles:	2				
Example 1:	TBLR				
Before Instr	ruction:	After Instruction:			
TBLDH,	TBLDL= 0123H	TBLDH, TBLDL= 5678H			
At TBLP	TR=0017FFH	TBLPTR=0017FFH			
Address	(0017FFH) = data (5678	Н)			
Remark: Tak BLI	ke 2 bytes data of TBLPT PTR pointer remain unch	R address and place it to TBLD (TBLDH, TBLDL), the contents of anged.			
Example 2:	TBLR *				
Before Instr	ruction:	After Instruction:			
TBLDH,	TBLDL= 0123H	TBLDH, TBLDL= 5678H			

At TBLPTR=0017FFH

TBLPTR=001800H

Address(0017FFH) = data (5678H)

<u>Remark:</u> Take 2 bytes data of TBLPTR address and place it to TBLD (TBLDH, TBLDL), add 1 to TBLPTRpointer.

HYCON TECHNOLOGY



TFSZ		Test F	, Skip	if Zero		
* Syntax:		TFSZ	f, a			
Operan	ds:	$0 \leq f \leq 2$	255; a€	Ξ(Ο)		
Operatio	on:	skip if f =	0			
Status A	Affected	None				
Description:		If register instruction	f value is is execute	s 0, skip the next instruction. If the value is unequal to 0, the ne ted.		
		a = 0 or a	=1 is dete	ermined by RAM address of register f:		
		If a = 0, it (BSRCN=	means tha =000H).	nat register f exists in appointed RAM address of 000H to 0FFH		
		lf a = 1, it (BSRCN=	means tha =001H).	nat register f exists in appointed RAM address of 100H to 17FH		
Words:		1				
Cycles:		1(2)(3)				
Example	e 1:	TFSZ	REG, 0			
		MVL NOP	00FH			
Bef	ore Instru	uction:		After Instruction:		
	WREG(02	2CH)=005H	ł	WREG(02CH)=005H		
	REG(080	H)=000H	N=000H REG(080H)=000			
<u>Remark:</u>	Register f	value is 0,	skip the n	next instruction.		
Example	e 2:	TFSZ MVL NOP	REG, 1 00FH	(if BSRCN=001H)		
Bef	ore Instru	uction:		After Instruction:		
WREG(02CH)=005H		ł	WREG(02CH)=00FH			
	REG(070	H)=001H		REG(070H)=001H		
Bom	ark: Dog	istor f volu	a is not 0	continue the port instruction		

<u>Remark:</u> Register f value is not 0, continue the next instruction.

XORF		eXclu	isive OR w with F				
Syntax:		XORF	f, d, a				
Operan	ds:	$0 \leqq f \leqq$	255; d€(0,1); a€(0)				
Operati	on:	(W) XOR	$DR(f) \rightarrow destination$				
Status /	Affected	:Z					
Descrip	tion:	Exclusive If d = 0, t	OR the constant k and accumulator w and place the result back to d. ne result is placed to accumulator w ;				
		lf d = 1, t lf a = 0, t lf a = 1, t	the result is placed to register f ; the result is placed to RAM address ; the result will be placed to appointed RAM address of register	BSRCN			
Words:		1					
Cycles:		1					
Exampl	e 1:	XORF	REG, 0, 0				
Bef	ore Instru	uction:	After Instruction:				
	WREG(0	2CH)=0AA	WREG(02CH)=0FFH				
	REG(080	H)=055H	REG(080H)=055H				
	N=Z=0		N=1, Z=0				
Remark:	The resul	ult >127, so N=1.					
-	XOR: if b	oth values	equal, the result is 0; if both values are unequal, the result is 1.				
Exampl	e 2:	XORF	REG, 1, 0				
Bef	ore Instru	uction:	After Instruction:				
	WREG(0	2CH)=0FF	H WREG(02CH)=0FFH				
	REG(070	H)=0FFH	REG(070H)=000H				
	N=Z=0		Z=1, N=0				
Remark:	The resu	It is 0, so Z=1.					
	XOR: if b	oth values	equal, the result is 0 ; if both values are unequal, the result is 1.				
Exampl	e 3:	XORF	REG, 0, 0				
Before Instru		uction:	After Instruction:				
	WREG(0	2CH)=000I	H WREG(02CH)=000H				
	REG(080H)=000H		REG(080H)=000H				
	N=Z=0		Z=1, N=0				
<u>Remark:</u>	The resu	lt is 0, so Z	Z=1.				
	XOR: if b	oth values	equal, the result is 0; if both values are unequal, the result is	1.			


Instruction Set H08A User's Manual

XORL	1	eXclu	sive Of	R Literal with w	
- Syntax:		XORL	k		
Operands:		$0 \leq f \leq 255$			
Operation:		(W) XOR	$k \to W$		
Status A	Affected:	Z			
Description:		Exclusive OR the constant k and accumulator w and place the result back to accumulator W.			
Words:		1			
Cycles: Example 1:		1 XORL	055H		
Bef	ore Instru	ction:		After Instruction:	
<u>Remark:</u>	WREG(02 N=Z=0 The result	(02CH)=0AAH sult >127, so N=1.		WREG(02CH)=0FFH N=1, Z=0	
Example	e 2:	XORL	0FFH		
Before Instruction:				After Instruction:	
Domorki	WREG(02CH)=0FFH N=Z=0			WREG(02CH)=000H Z=1, N=0	
<u>Remark:</u>	XOR: if both values equal, the r			result is 0; if both values are unequal, the result is 1.	
Example	e 3:	XORL	000H		
Bef	ore Instru	ction:		After Instruction:	
	WREG(02 N=Z=0	2CH)=000H	ł	WREG(02CH)=000H Z=1, N=0	
<u>Remark:</u>	The result	is 0, so Z	=1.		



XOR: if both values equal, the result is 0 ; if both values are unequal, the result is 1.



REVISION HISTORY

Major differences are stated thereinafter:

Version	Page	Revision Summary
V01	ALL	First Edition
V02	ALL	Layout revision
V03	-	Delete DAW instruction