



HY16F3981

Datasheet

High Precision Mixed-Signal Controller
4x32 ~ 6x30 LCD Driver
32-Bit Low Power MCU
21-bit ENOB $\Sigma\Delta$ ADC
64KB Flash

Table of Contents

| | |
|--|-----------|
| 1. FEATURES | 6 |
| 2. PIN DEFINITION | 8 |
| 2.1. HY16F3981 series pin diagram | 8 |
| 2.2. Pin Description..... | 10 |
| 2.3. Package marking information | 19 |
| 3. APPLICATION CIRCUIT..... | 20 |
| 3.1. IR Measurement Application Circuit(LQFP64 support LCD)..... | 20 |
| 3.2. IR Measurement Application Circuit(SSOP28 non-support LCD)..... | 21 |
| 3.3. Blood Pressure Sensor(LQFP64 support LCD)..... | 22 |
| 3.4. Blood Pressure Sensor(SSOP28 non-support LCD)..... | 23 |
| 4. FUNCTION OUTLINE | 24 |
| 4.1. Internal Block Diagram..... | 24 |
| 4.2. Building Block Diagram..... | 25 |
| 4.3. Related Description and Supporting Document..... | 25 |
| 4.4. Clock System Network | 26 |
| 4.5. Power System Network..... | 27 |
| 4.6. 24-bit ΣΔADC Network..... | 28 |
| 4.7. IA(Instrumentation Amplifier) Network | 29 |
| 4.8. Rail-to-rail operation amplifier Network..... | 29 |
| 4.9. 12-bit Resistance Ladder Network..... | 30 |
| 4.10. Low voltage Comparator Network..... | 31 |
| 4.11. Watch Dog Timer Network | 32 |

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver



| | | |
|-----------|--|-----------|
| 4.12. | Timer A Network..... | 33 |
| 4.13. | Timer B Network..... | 34 |
| 4.14. | Timer C Network | 35 |
| 4.15. | Timer B2 Network..... | 36 |
| 4.16. | 32-bit SPI Diagram..... | 37 |
| 4.17. | UART Block Diagram | 38 |
| 4.18. | I2C Block Diagram | 39 |
| 4.19. | Hardware RTC Block Diagram..... | 39 |
| 4.20. | LCD Function Configuration..... | 40 |
| 5. | ELECTRICAL CHARACTERISTICS | 41 |
| 5.1. | Recommended Operating Conditions..... | 41 |
| 5.2. | Clock System | 43 |
| 5.3. | Power Management System..... | 46 |
| 5.4. | Reset Management System..... | 48 |
| 5.5. | GPIO Port..... | 49 |
| 5.6. | ΣΔADC ENOB and RMS Noise | 50 |
| 5.7. | ADC Management System | 53 |
| 5.8. | Internal Temperature Sensor..... | 54 |
| 5.9. | 12-Bit Resistance Ladders..... | 55 |
| 5.10. | Rail to Rail OPA Management System | 56 |
| 5.11. | LVD Comparator Management System | 57 |
| 5.12. | LCD System | 58 |
| 6. | ORDERING INFORMATION..... | 60 |

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver



| | | |
|-----------|---|-----------|
| 6.1. | HY16F3981 Series Device No. Selection | 60 |
| 7. | PACKAGE INFORMATION..... | 61 |
| 7.1. | LQFP 7*7 64L(L064) Dimensions | 61 |
| 7.2. | SSOP28 (209mil) Dimensions | 62 |
| 8. | REVISION RECORD..... | 64 |

Attention:

- 1、 HYCON Technology Corp. reserves the right to change the content of this datasheet without further notice. For most up-to-date information, please constantly visit our website: <http://www.hycontek.com> .
- 2、 HYCON Technology Corp. is not responsible for problems caused by figures or application circuits narrated herein whose related industrial properties belong to third parties.
- 3、 Specifications of any HYCON Technology Corp. products detailed or contained herein stipulate the performance, characteristics, and functions of the specified products in the independent state. We does not guarantee of the performance, characteristics, and functions of the specified products as placed in the customer's products or equipment. Constant and sufficient verification and evaluation is highly advised.
- 4、 Please note the operating conditions of input voltage, output voltage and load current and ensure the IC internal power consumption does not exceed that of package tolerance. HYCON Technology Corp. assumes no responsibility for equipment failures that resulted from using products at values that exceed, even momentarily, rated values listed in products specifications of HYCON products specified herein.
- 5、 Notwithstanding this product has built-in ESD protection circuit, please do not exert excessive static electricity to protection circuit.
- 6、 Products specified or contained herein cannot be employed in applications which require extremely high levels of reliability, such as device or equipment affecting the human body, health/medical equipments, security systems, or any apparatus installed in aircrafts and other vehicles.
- 7、 Despite the fact that HYCON Technology Corp. endeavors to enhance product quality as well as reliability in every possible way, failure or malfunction of semiconductor products may happen. Hence, users are strongly recommended to comply with safety design including redundancy and fire-precaution equipments to prevent any accidents and fires that may follow.
- 8、 Use of the information described herein for other purposes and/or reproduction or copying without the permission of HYCON Technology Corp. is strictly prohibited.

1. Features

Digital Circuit

- 32-bit MCU 1T Andes Core E801
- Supports C development environment instruction set
- 2.2V to 3.6V operational voltage.
- -40 to 85°C operational environment
- Low power operation:
 - Normal Mode:0.6mA@CPU_CK:2MHz/2
 - Idle Mode:5uA@LSRC=35KHz
 - Sleep Mode:Typ.2.5uA
- 64K Byte Flash ROM
 - Write/Erase cycle times: 20,000 cycles
 - Write/Read/Erase operating voltage: 2.7V~3.6V
- 8K Byte SRAM
- 16-bit Timer A, Timer B(x2), Timer C
- 16-bit PWM controller & capture function
- SPI/ UART(x2)/I2C communication Hardware IP
- RTC Hardware IP
- 4x32 ~ 6x30 LCD Driver
 - Support 1/3, 1/4, 1/5, 1/6 duty @ 1/3 bias mode
 - R-type, External VLCD Application
 - Built-in 4-segment VLCD bias
 - 3.3V, 3.0V, 2.8V, or 2.6V internal charge pump VLCD, and 5-stage VLCD voltage can be provided through a calibration VLCD trim function.
- Programmable Multiplexed I/O:
 - General purpose digital output port
 - Optional LCD port or digital output port

Analog Circuit

- Operation voltage 2.4V to 3.6V
- An ultra low noise 24-bit Σ ADC
 - ADC support x1 ~ x8 signal amplification, built-in instrumentation amplifier (IA)
 - x4 ~ x32 signal amplification, the maximum input magnification up to 256
 - The input reference signal can be resolved to 1.1 uVrms (Gain = 256)
 - Highest conversion rate of up to 15Ksps
- External High Speed Oscillator Max 16MHz
- External Low Speed Oscillator Mode 32768Hz
- Internal High Speed Oscillator Max 16MHz
- Internal Low Speed Oscillator 35KHz
- Power management
 - Build-in selectable VDDA voltage LDO
 - 1.2V Band gap reference output
- A rail-to-rail operation amplifier
 - CMOS input, 1MHz bandwidth
 - Can use as comparator
- A resistor ladders can be used as 12-bit Resistance Ladder
 - Programmable potentiometer
 - Monotonic guarantee
 - With OPAMP can be designed for 12-BIT DAC
- Low voltage comparator
 - Low Voltage Detection
 - Supports external voltage input comparison

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver



| Part No. | 24-bit ΣΔADC | Flash (byte) | SRAM (byte) | R2R OPAMP | DAC | Temp. Sensor | RTC | I/O | PWM | Serial Interface | LCD | ISP Mode | Pin |
|----------------|-----------------|-----------------|----------------|--------------|--------|-----------------|-----|-------|------|-----------------------------|--------------|-------------|--------|
| HY16F3981-L064 | (7+2)-CH | 64K | 8K | 1 | 12bits | Y | 1 | 16+36 | 4-CH | 2*UART 32bits SPI I2C | 4x32 6x30 | Y | LQFP64 |
| HY16F3981-E028 | (7+2)-CH | 64K | 8K | 1 | 12bits | Y | 1 | 17 | 4-CH | 2*UART 32bits SPI I2C | - | Y | SSOP28 |

2. Pin Definition

2.1. HY16F3981 series pin diagram




Figure 2-1-1 HY16F3981 LQFP64 Pin Diagram

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver




Figure 2-1-2 HY16F3981 SSOP28 Diagram

2.2. Pin Description

2.2.1. HY16F3981 Pin definition

TYPE Definition : I = Digital Input. O = Digital Output. OD = Open-drain Output.

AI = Analog Input. AO = Analog Output. P = Power Connection.

| Name | HY16F3981-L064 | HY16F3981-E028 | Type | Pin Name | Description |
|-------|----------------|----------------|---------------------|----------------------------------|--|
| VLCD | 1 | - | PIO | VLCD | LCD Power Supply Output, or Power Supply Input, 10uF Cap to VSS. |
| VSS | 2 | 8 | PI | VSS | System Power Ground |
| VDDA | 3 | 9 | PIO | VDDA | Analog Power Supply, LDO Output, or Analog Power Input , 1uF~10uF Cap to VSS. |
| AIO3 | 4 | 10 | AI | AIO3 | ADC Analog Input Signal Port AIO3 |
| AIO2 | 5 | 11 | AI | AIO2 | ADC Analog Input Signal Port AIO2 |
| AIO1 | 6 | 12 | AI | AIO1 | ADC Analog Input Signal Port AIO1 |
| AIO0 | 7 | 13 | AI | AIO0 | ADC Analog Input Signal Port AIO0 |
| PT3.7 | 8 | 14 | IO AO I | PT3.7 R2ROPO INT3.7 | Digital Input/ Output Pin Rail-to-rail OPAMP Analog Output Pin R2ROPO External interrupt INT3.7 input pin |
| PT3.6 | 9 | 15 | IO PIO I | PT3.6 REFO INT3.6 | Digital Input/ Output Pin Reference Voltage output 1.2V, 0.1uF Cap to VSS. External interrupt INT3.6 input pin |
| PT3.5 | 10 | 16 | IO AI I | PT3.5 AIO7 INT3.5 | Digital Input/ Output Pin ADC Analog Input Signal Port AIO7 External interrupt INT3.5 input pin |
| PT3.4 | 11 | 17 | IO AI I AI | PT3.4 AIO6 INT3.4 LVDIN | Digital Input/ Output Pin ADC Analog Input Signal Port AIO6 External interrupt INT3.4 input pin LVDIN Low Voltage Comparator External Input Pin LVDIN |
| PT3.3 | 12 | 18 | IO AI I | PT3.3 AIO5 INT3.3 | Digital Input/ Output Pin ADC Analog Input Signal Port AIO5 External interrupt INT3.3 input pin |
| PT3.2 | 13 | 19 | IO AI I | PT3.2 AIO4 INT3.2 | Digital Input/ Output Pin ADC Analog Input Signal Port AIO4 External interrupt INT3.3 input pin |

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver



| Name | HY16F3981-L064 | HY16F3981-E028 | Type | Pin Name | Description |
|-------|----------------|----------------|-------------------------|---|--|
| PT3.1 | 14 | 20 | IO DO AO I | PT3.1 OPO2 DAO INT3.1 | Digital Input/ Output Pin OPAMP Digital Output Pin OPO2 12-BIT Resistance Ladders Output Pin External interrupt INT3.1 input pin |
| PT3.0 | 15 | 21 | IO DO AI I | PT3.0 OPO1 AIO8 INT3.0 | Digital Input/ Output Pin OPAMP Digital Output Pin OPO1 ADC Analog Input Signal Port AIO8 External interrupt INT3.0 input pin |
| SEG31 | 16 | - | IO AO O I | PT9.5 SEG31 PWM1_8 RX_8 | Digital Input/ Output Pin LCD Segment Output TimerB, PWM1_8 Output Pin EUART Interface RX_8 |
| SEG30 | 17 | - | IO AO O O | PT9.4 SEG30 PWM0_8 TX_8 | Digital Input/ Output Pin LCD Segment Output TimerB, PWM0_8 Output Pin EUART Interface TX_8 |
| SEG29 | 18 | - | IO AO O O I | PT9.3 SEG29 PWM3_7 MOSI_7 RX2_7 | Digital Input/ Output Pin LCD Segment Output TimerB2, PWM3_7 Output Pin SPI Interface MOSI_7(Master output, Slave input) EUART2 Interface RX2_7 |
| SEG28 | 19 | - | IO AO O O O | PT9.2 SEG28 PWM2_7 MISO_7 TX2_7 | Digital Input/ Output Pin LCD Segment Output TimerB2, PWM2_7 Output Pin SPI Interface MISO_7(Master input, Slave output) EUART2 Interface TX2_7 |
| SEG27 | 20 | - | IO AO O O I | PT9.1 SEG27 PWM1_7 CK_7 RX_7 | Digital Input/ Output Pin LCD Segment Output TimerB, PWM1_7 Output Pin SPI Communication clock pin CK_7 EUART Communication receive pin RX_7 |
| SEG26 | 21 | - | IO AO O O O | PT9.0 SEG26 PWM0_7 CS_7 TX_7 | Digital Input/ Output Pin LCD Segment Output TimerB, PWM0_7 Output Pin SPI Communication enable Pin CS_7 EUART Communication transmission pin TX_7 |

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver



| Name | HY16F3981-L064 | HY16F3981-E028 | Type | Pin Name | Description |
|--------------|----------------|----------------|------|----------|---|
| SEG25 | 22 | - | IO | PT8.7 | Digital Input/ Output Pin |
| | | | AO | SEG25 | LCD Segment Output |
| | | | O | PWM3_6 | TimerB2, PWM3_6 Output Pin |
| | | | O | MOSI_6 | SPI Communication data Pin MOSI_6 |
| | | | I | RX2_6 | EUART2 Communication receive pin RX2_6 |
| | | | I | TCI3_8 | TimerB2 Clock Trigger PIN TCI3_8 |
| SEG24 | 23 | - | IO | PT8.6 | Digital Input/ Output Pin |
| | | | AO | SEG24 | LCD Segment Output |
| | | | O | PWM2_6 | TimerB2, PWM2_6 Output Pin |
| | | | O | MISO_6 | SPI Communication data Pin MISO_6 |
| | | | O | TX2_6 | EUART2 Communication transmission pin TX2_6 |
| SEG23 | 24 | - | IO | PT8.5 | Digital Input/ Output Pin |
| | | | AO | SEG23 | LCD Segment Output |
| | | | O | PWM1_6 | TimerB, PWM1_6 Output Pin |
| | | | O | CK_6 | SPI Communication clock pin CK_6 |
| | | | I | RX_6 | EUART Communication receive pin RX_6 |
| | | | I | TCI3_7 | TimerB2 Clock Trigger pin TCI3_7 |
| SEG22 | 25 | - | IO | PT8.4 | Digital Input/ Output Pin |
| | | | AO | SEG22 | LCD Segment Output |
| | | | O | PWM0_6 | TimerB, PWM0_6 Output Pin |
| | | | O | CS_6 | SPI Communication enable Pin CS_6 |
| | | | O | TX_6 | EUART Communication transmission pin TX_6 |
| SEG21 | 26 | - | IO | PT8.3 | Digital Input/ Output Pin |
| | | | AO | SEG21 | LCD Segment Output |
| | | | O | PWM3_5 | TimerB2, PWM3_5 Output Pin |
| | | | O | MOSI_5 | SPI Communication data Pin MOSI_5 |
| | | | I | RX2_5 | EUART2 Communication receive pin RX2_5 |
| | | | I | TCI3_6 | TimerB2 Clock Trigger pin TCI3_6 |
| SEG20 | 27 | - | IO | PT8.2 | Digital Input/ Output Pin |
| | | | AO | SEG20 | LCD Segment Output |
| | | | O | PWM2_5 | TimerB2, PWM2_5 Output Pin |
| | | | O | MISO_5 | SPI Communication data Pin MISO_5 |
| | | | O | TX2_5 | EUART2 Communication transmission pin TX2_5 |

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver



| Name | HY16F3981-L064 | HY16F3981-E028 | Type | Pin Name | Description |
|--------------|----------------|----------------|------|----------|--|
| SEG19 | 28 | | IO | PT8.1 | Digital Input/ Output Pin |
| | | | AO | SEG19 | LCD Segment Output |
| | | | O | PWM1_5 | TimerB, PWM1_5 Output Pin |
| | | | O | CK_5 | SPI Communication clock pin CK_5 |
| | | | I | RX_5 | EUART Communication receive pin RX_5 |
| | | | I | TCI3_5 | TimerB2 Clock Trigger pin TCI3_5 |
| SEG18 | 29 | | IO | PT8.0 | Digital Input/ Output Pin |
| | | | AO | SEG18 | LCD Segment Output |
| | | | O | PWM0_5 | TimerB, PWM0_5 Output Pin |
| | | | O | CS_5 | SPI Communication enable pin CS_5 |
| | | | O | TX_5 | EUART Communication transmission pin TX_5 |
| SEG17 | 30 | | IO | PT7.7 | Digital Input/ Output Pin |
| | | | AO | SEG17 | LCD Segment Output |
| | | | I | TCI3_4 | TimerB2 Clock Trigger pin TCI3_4 |
| SEG16 | 31 | | IO | PT7.6 | Digital Input/ Output Pin |
| | | | AO | SEG16 | LCD Segment Output |
| SEG15 | 32 | | IO | PT7.5 | Digital Input/ Output Pin |
| | | | AO | SEG15 | LCD Segment Output |
| | | | I | TCI3_3 | TimerB2 Clock Trigger pin TCI3_3 |
| SEG14 | 33 | | IO | PT7.4 | Digital Input/ Output Pin |
| | | | AO | SEG14 | LCD Segment Output |
| SEG13 | 34 | | IO | PT7.3 | Digital Input/ Output Pin |
| | | | AO | SEG13 | LCD Segment Output |
| | | | I | TCI3_2 | TimerB2 Clock Trigger pin TCI3_2 |
| ECK | 35 | 22 | DIO | ECK | Embedded Debug Module (EDM) Clock Input PIN. 100K Resistance to VSS. |
| EDIO | 36 | 23 | DIO | EDIO | Embedded Debug Module (EDM) Data Input/ Output PIN. 100K Resistance to VSS. |
| RESET | 37 | 24 | DI | RESET | Active Low Reset 100K Resistance to VDD3V, 100nF Cap to VSS. |
| VDD3V | 38 | 25 | PI | VDD3V | Power Input For System, 10uF Cap to VSS. |

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver



| Name | HY16F3981-L064 | HY16F3981-E028 | Type | Pin Name | Description |
|-------|----------------|----------------|------|----------|--|
| PT2.7 | 39 | 26 | IO | PT2.7 | Digital Input/ Output Pin |
| | | | XO | HS_XOUT | High Speed Crystal XOUT ,2~16MHz |
| | | | I | INT2.7 | Interrupt Source INT 2.7 |
| | | | O | PWM3_4 | TimerB2, PWM3_4 Output Pin |
| | | | O | MOSI_4 | SPI Interface MOSI_4(Master output, Slave input) |
| | | | I | RX2_4 | EUART2 Interface RX2_4 |
| | | | I | TCI2_8 | Capture Comparator Input Source Pin TCI2_8 |
| | | | IO | SDA_8 | I2C Interface SDA_8 |
| PT2.6 | 40 | 27 | IO | PT2.6 | Digital Input/ Output Pin |
| | | | XI | HS_XIN | High Speed Crystal XIN ,2~16MHz |
| | | | I | INT2.6 | Interrupt Source INT 2.6 |
| | | | O | PWM2_4 | TimerB2, PWM2_4 Output Pin |
| | | | I | MISO_4 | SPI Interface MISO_4(Master input, Slave output) |
| | | | O | TX2_4 | EUART2 Interface TX2_4 |
| | | | I | TCI1_8 | Capture Comparator Input Source Pin TCI1_8 |
| | | | IO | SCL_8 | I2C Interface SCL_8 |
| PT2.5 | 41 | 28 | IO | PT2.5 | Digital Input/ Output Pin |
| | | | XI | LS_XIN | Low Speed Crystal XIN 32768Hz |
| | | | I | INT2.5 | Interrupt Source INT 2.5 |
| | | | O | PWM1_4 | TimerB, PWM1_4 Output Pin |
| | | | I | CK_4 | SPI Interface CK_4 |
| | | | I | RX_4 | EUART Interface RX_4 |
| | | | I | TCI2_7 | Capture Comparator Input Source Pin TCI2_7 |
| | | | IO | SDA_7 | I2C Interface SDA_7 |
| PT2.4 | 42 | 1 | IO | PT2.4 | Digital Input/ Output Pin |
| | | | XO | LS_XOUT | Low Speed Crystal XOUT 32768Hz |
| | | | I | INT2.4 | Interrupt Source INT 2.4 |
| | | | O | PWM0_4 | TimerB, PWM0_4 Output Pin |
| | | | I | CS_4 | SPI Interface CS_4 |
| | | | O | TX_4 | EUART Interface TX_4 |
| | | | I | TCI1_7 | Capture Comparator Input Source Pin TCI1_7 |
| | | | IO | SCL_7 | I2C Interface SCL_7 |

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver



| Name | HY16F3981-L064 | HY16F3981-E028 | Type | Pin Name | Description |
|-------|----------------|----------------|-----------------------------------|---|--|
| PT2.3 | 43 | 2 | IO I O O I I IO | PT2.3 INT2.3 PWM3_3 MOSI_3 RX2_3 TCI2_6 SDA_6 | Digital Input/ Output Pin Interrupt Source INT 2.3 TimerB2, PWM3_3 Output Pin SPI Interface MOSI_3(Master output, Slave input) EUART2 Interface RX2_3 Capture Comparator Input Source Pin TCI2_6 I2C Interface SDA_6 |
| PT2.2 | 44 | 3 | IO I O I O I IO | PT2.2 INT2.2 PWM2_3 MISO_3 TX2_3 TCI1_6 SCL_6 | Digital Input/ Output Pin Interrupt Source INT INT2.2 TimerB2, PWM2_3 Output Pin SPI Interface MISO_3(Master input, Slave output) EUART2 Interface TX2_3 Capture Comparator Input Source Pin TCI1_6 I2C Interface SCL_6 |
| PT2.1 | 45 | 4 | IO I O I I I IO | PT2.1 INT2.1 PWM1_3 CK_3 RX_3 TCI2_5 SDA_5 | Digital Input/ Output Pin Interrupt Source INT 2.1 TimerB, PWM1_3 Output Pin SPI Interface CK_3 EUART Interface RX_3 Capture Comparator Input Source Pin TCI2_5 I2C Interface SDA_5 |
| PT2.0 | 46 | 5 | IO I O I O I IO | PT2.0 INT2.0 PWM0_3 CS_3 TX_3 TCI1_5 SCL_5 | Digital Input/ Output Pin Interrupt Source INT 2.0 TimerB, PWM0_3 Output Pin SPI Interface CS_3 EUART Interface TX_3 Capture Comparator Input Source Pin TCI1_5 I2C Interface SCL_5 |
| VDD18 | 47 | 6 | PI | VDD18 | Digital Power Supply output 1.8V, 1uF Cap to VSS |
| SEG12 | 48 | 7 | IO AO | PT7.2 SEG12 | Digital Input/ Output Pin LCD Segment Output |
| SEG11 | 49 | - | IO AO I | PT7.1 SEG11 TCI3_1 | Digital Input/ Output Pin LCD Segment Output Timer B2 Clock Trigger PIN TCI3_1 |
| SEG10 | 50 | - | IO AO | PT7.0 SEG10 | Digital Input/ Output Pin LCD Segment Output |

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver



| Name | HY16F3981-L064 | HY16F3981-E028 | Type | Pin Name | Description |
|-------------|----------------|----------------|----------------|------------------------|--|
| SEG9 | 51 | - | IO AO | PT6.7 SEG9 | Digital Input/ Output Pin LCD Segment Output |
| SEG8 | 52 | - | IO AO | PT6.6 SEG8 | Digital Input/ Output Pin LCD Segment Output |
| SEG7 | 53 | - | IO AO | PT6.5 SEG7 | Digital Input/ Output Pin LCD Segment Output |
| SEG6 | 54 | - | IO AO | PT6.4 SEG6 | Digital Input/ Output Pin LCD Segment Output |
| SEG5 | 55 | - | IO AO | PT6.3 SEG5 | Digital Input/ Output Pin LCD Segment Output |
| SEG4 | 56 | - | IO AO | PT6.2 SEG4 | Digital Input/ Output Pin LCD Segment Output |
| SEG3 | 57 | - | IO AO | PT6.1 SEG3 | Digital Input/ Output Pin LCD Segment Output |
| SEG2 | 58 | - | IO AO | PT6.0 SEG2 | Digital Input/ Output Pin LCD Segment Output |
| SEG1 | 59 | | IO AO AO | PT13.5 SEG1 COM5 | Digital Input/ Output Pin LCD Segment Output LCD Common Output |
| SEG0 | 60 | | IO AO AO | PT13.4 SEG0 COM4 | Digital Input/ Output Pin LCD Segment Output LCD Common Output |
| COM3 | 61 | | IO AO | PT13.3 COM3 | Digital Input/ Output Pin LCD Common Output |
| COM2 | 62 | | IO AO | PT13.2 COM2 | Digital Input/ Output Pin LCD Common Output |
| COM1 | 63 | | IO AO | PT13.1 COM1 | Digital Input/ Output Pin LCD Common Output |
| COM0 | 64 | | IO AO | PT13.0 COM0 | Digital Input/ Output Pin LCD Common Output |

Table2-1 HY16F3981 Pin definition and description

2.2.2. GPIO Port Function Configuration

| Function | INT | Timer C Capture | Special Function | SPI | I2C | UART 1/2 | AIP | Analog | Timer B/B2 PWM |
|------------------------|---------------|-----------------|------------------|--------|--------------|----------|------------|--------|----------------|
| Output Priority | I/P | I/P | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| PT2.0 | INT2.0 | TCI1_5 | | CS_3 | SCL_5 | Tx_3 | | | PWM0_3 |
| PT2.1 | INT2.1 | TCI2_5 | | CK_3 | SDA_5 | Rx_3 | | | PWM1_3 |
| PT2.2 | INT2.2 | TCI1_6 | | MISO_3 | SCL_6 | Tx2_3 | | | PWM2_3 |
| PT2.3 | INT2.3 | TCI2_6 | | MOSI_3 | SDA_6 | Rx2_3 | | | PWM3_3 |
| PT2.4 | INT2.4 | TCI1_7 | LS_XOUT | CS_4 | SCL_7 | Tx_4 | | | PWM0_4 |
| PT2.5 | INT2.5 | TCI2_7 | LS_XIN | CK_4 | SDA_7 | Rx_4 | | | PWM1_4 |
| PT2.6 | INT2.6 | TCI1_8 | HS_XIN | MISO_4 | SCL_8 | Tx2_4 | | | PWM2_4 |
| PT2.7 | INT2.7 | TCI2_8 | HS_XOUT | MOSI_4 | SDA_8 | Rx2_4 | | | PWM3_4 |
| PT3.0 | INT3.0 | | | | | OPO1 | AIO8 | | |
| PT3.1 | INT3.1 | | | | | OPO2 | DAO | | |
| PT3.2 | INT3.2 | | | | | | AIO4 | | |
| PT3.3 | INT3.3 | | | | | | AIO5 | | |
| PT3.4 | INT3.4 | | | | | | AIO6/LVDIN | | |
| PT3.5 | INT3.5 | | | | | | AIO7 | | |
| PT3.6 | INT3.6 | | | | | | REFO | | |
| PT3.7 | INT3.7 | | | | | | R2ROPO | | |
| RESET | RESET | | | | | | | | |
| AIO0 | | | | | | | AIO0 | | |
| AIO1 | | | | | | | AIO1 | | |
| AIO2 | | | | | | | AIO2 | | |
| AIO3 | | | | | | | AIO3 | | |
| PT13.0 | | | COM 0 | | | | | | |
| PT13.1 | | | COM 1 | | | | | | |
| PT13.2 | | | COM 2 | | | | | | |
| PT13.3 | | | COM 3 | | | | | | |
| PT13.4 | | | COM 4/SEG 0 | | | | | | |
| PT13.5 | | | COM 5/SEG 1 | | | | | | |
| PT6.0 | | | SEG 2 | | | | | | |
| PT6.1 | | | SEG 3 | | | | | | |


HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver




| | | | | | | | | |
|-------|--|--------|--------|--------|--|-------|--|--------|
| PT6.2 | | | SEG 4 | | | | | |
| PT6.3 | | | SEG 5 | | | | | |
| PT6.4 | | | SEG 6 | | | | | |
| PT6.5 | | | SEG 7 | | | | | |
| PT6.6 | | | SEG 8 | | | | | |
| PT6.7 | | | SEG 9 | | | | | |
| PT7.0 | | | SEG 10 | | | | | |
| PT7.1 | | TCI3_1 | SEG 11 | | | | | |
| PT7.2 | | | SEG 12 | | | | | |
| PT7.3 | | TCI3_2 | SEG 13 | | | | | |
| PT7.4 | | | SEG 14 | | | | | |
| PT7.5 | | TCI3_3 | SEG 15 | | | | | |
| PT7.6 | | | SEG 16 | | | | | |
| PT7.7 | | TCI3_4 | SEG 17 | | | | | |
| PT8.0 | | | SEG 18 | CS_5 | | Tx_5 | | PWM0_5 |
| PT8.1 | | TCI3_5 | SEG 19 | CK_5 | | Rx_5 | | PWM1_5 |
| PT8.2 | | | SEG 20 | MISO_5 | | Tx2_5 | | PWM2_5 |
| PT8.3 | | TCI3_6 | SEG 21 | MOSI_5 | | Rx2_5 | | PWM3_5 |
| PT8.4 | | | SEG 22 | CS_6 | | Tx_6 | | PWM0_6 |
| PT8.5 | | TCI3_7 | SEG 23 | CK_6 | | Rx_6 | | PWM1_6 |
| PT8.6 | | | SEG 24 | MISO_6 | | Tx2_6 | | PWM2_6 |
| PT8.7 | | TCI3_8 | SEG 25 | MOSI_6 | | Rx2_6 | | PWM3_6 |
| PT9.0 | | | SEG 26 | CS_7 | | Tx_7 | | PWM0_7 |
| PT9.1 | | | SEG 27 | CK_7 | | Rx_7 | | PWM1_7 |
| PT9.2 | | | SEG 28 | MISO_7 | | Tx2_7 | | PWM2_7 |
| PT9.3 | | | SEG 29 | MOSI_7 | | Rx2_7 | | PWM3_7 |
| PT9.4 | | | SEG 30 | | | Tx_8 | | PWM0_8 |
| PT9.5 | | | SEG 31 | | | Rx_8 | | PWM1_8 |

2.3. Package marking information

2.3.1. HY16F3981 LQFP64 Package marking information



2.3.2. HY16F3981 SSOP28 Package marking information



3. Application Circuit

3.1. IR Measurement Application Circuit(LQFP64 support LCD)




Figure 3-1 IR Measurement Application Circuit(LQFP64 support LCD)

3.2. IR Measurement Application Circuit(SSOP28 non-support LCD)




Figure 3-2 IR Measurement Application Circuit(SSOP28 non-support LCD)

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver

3.3. Blood Pressure Sensor(LQFP64 support LCD)




Figure 3-3 Blood Pressure Sensor Circuit(LQFP64 support LCD)

3.4. Blood Pressure Sensor(SSOP28 non-support LCD)




Figure 3-4 Blood Pressure Sensor Circuit(SSOP28 non-support LCD)

4. Function Outline

4.1. Internal Block Diagram




Figure 4-1 HY16F3981 Internal Block Diagram

4.2. Building Block Diagram





Figure 4-2 Building Block Diagram


4.3. Related Description and Supporting Document

| File Name | Description |
|----------------|--|
| UG-HY16F3981 | HY16F3981 User's Guide |
| APD-HY16IDE022 | HY16F3981 C Library Manual |
| APD-HY16IDE023 | HY16F3981 IP User's Manual |
| APD-HY16IDE001 | HY16F Series IDE Software User's Manual / HY16F Series Device Installer |
| APD-HY16IDE009 | HY16F Series IDE Hardware User's Manual |
| APD-HY16IDE006 | HY16F Series Writer kit User's Manual |


4.4. Clock System Network




4.5. Power System Network




4.6. 24-bit ΣΔADC Network




4.7. IA(Instrumentation Amplifier) Network




4.8. Rail-to-rail operation amplifier Network




4.9. 12-bit Resistance Ladder Network




4.10. Low voltage Comparator Network



4.11. Watch Dog Timer Network




4.12. Timer A Network




| TMAS[3:0] | TMAR[15:0] | TMAS[3:0] | TMAR[15:0] |
|-----------|------------|-----------|------------|
| 0000 | TACK/2 | 1000 | TACK/512 |
| 0001 | TACK/4 | 1001 | TACK/1024 |
| 0010 | TACK/8 | 1010 | TACK/2048 |
| 0011 | TACK/16 | 1011 | TACK/4096 |
| 0100 | TACK/32 | 1100 | TACK/8192 |
| 0101 | TACK/64 | 1101 | TACK/16384 |
| 0110 | TACK/128 | 1110 | TACK/32768 |
| 0111 | TACK/256 | 1111 | TACK/65536 |

4.13. Timer B Network




4.14. Timer C Network




| CP1PS[3:0] | CPI1 Divider | CP1PS[3:0] | CPI1 Divider |
|------------|--------------|------------|--------------|
| 0000 | CPI1/1 | 1000 | CPI1/256 |
| 0001 | CPI1/2 | 1001 | CPI1/512 |
| 0010 | CPI1/4 | 1010 | CPI1/1024 |
| 0011 | CPI1/8 | 1011 | CPI1/2048 |
| 0100 | CPI1/16 | 1100 | CPI1/4096 |
| 0101 | CPI1/32 | 1101 | CPI1/8192 |
| 0110 | CPI1/64 | 1110 | CPI1/16384 |
| 0111 | CPI1/128 | 1111 | CPI1/32768 |


4.15. Timer B2 Network




4.16. 32-bit SPI Diagram



4.17. UART Block Diagram




UART Transmit Block Diagram




UART Receive Block Diagram


4.18. I₂C Block Diagram



4.19. Hardware RTC Block Diagram



4.20. LCD Function Configuration



5. Electrical Characteristics

Absolute maximum ratings over operating free-air temperature (unless otherwise noted)

| | |
|--|-------------------------|
| Voltage applied at VDD3V to VSS | -0.2 V to 4.0 V |
| Voltage applied to any pin | -0.2 V to VDD3V + 0.3 V |
| Diode current at any device terminal..... | ±2mA |
| Storage temperature, Tstg: (UN programmed device) | -55°C to 150°C |
| (Programmed device) | -40°C to 85°C |
| Soldering Temperature (10 Sec) | +260°C |
| Maximum output current sink by any PORT2 to PORT13 I/O PIN | 10mA |

5.1. Recommended Operating Conditions

VDD3V=3.0V.TA=25°C, Unless Otherwise Noted

| Parameter | Sym. | Test Conditions | Min. | Typ. | Max. | Unit |
|----------------|---------------------|--|------|------|------|------|
| Supply Voltage | VDD3V | Digital power | 2.2 | 3.0 | 3.6 | V |
| Supply Current | I_Sleep | Sleep Mode | | 2.5 | 5 | uA |
| | I_Idle01 | LSRC=35KHz LPO IDLE Mode | | 5 | 10 | uA |
| | I_Idle02 | LSXT=32768Hz IDLE Mode | | 6.5 | 12 | uA |
| | I_Idle03 | HSRC=2MHz+IDLE Mode | | 50 | 70 | uA |
| | I_Idle04 | HSRC=4MHz+IDLE Mode | | 100 | 130 | uA |
| | I_Idle05 | HSRC=10MHz+IDLE Mode | | 200 | 260 | uA |
| | I_Idle06 | HSRC=16MHz+IDLE Mode (VDD>= 2.6V) | | 350 | 460 | uA |
| | Free Run_01MHz | HSRC=2MHz@CPU_CK:2MHz/2 | | 0.6 | 0.8 | mA |
| | Free Run_02MHz | HSRC=2MHz@CPU_CK:2MHz | | 1.0 | 1.2 | mA |
| | Free Run_04MHz | HSRC=4MHz@CPU_CK:4MHz | | 2.0 | 2.4 | mA |
| | Free Run_10MHz | HSRC=10MHz@CPU_CK:10MHz | | 3.0 | 3.6 | mA |
| | Free Run_16MHz | HSRC=16MHz@CPU_CK:16MHz (VDD>= 2.6V) | | 4.0 | 4.8 | mA |
| | Free Run_35KHz | LSRC=35KHz @CPU_CK: LSRC (Low power mode) | | 20 | 30 | uA |
| Power Up Delay | t _{PU,DLY} | Power on or wake up from sleep mode | | 64 | 80 | ms |




Figure 5.1-1 Sleep Current vs. VDD3V




Figure 5.1-2 Sleep Current vs. Temperature

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver




Figure 5.1-3 LPO Idle Current vs. VDD3V




Figure 5.1-4 LPO Idle Current vs. Temperature




Figure 5.1-5 2MHz Free run current vs. Temperature




Figure 5.1-6 4MHz Free run current vs. Temperature




Figure 5.1-7 10MHz Free run current vs. Temperature




Figure 5.1-8 16MHz Free run current vs. Temperature

5.2. Clock System

Typical values are at $T_A=25^\circ\text{C}$ and $\text{VDD3V} = 3.0\text{V}$. Unless otherwise noted.

| Sym. | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|---------------------------------------|--|---|-------------|--------------|-------------|------|
| External High Speed Oscillator | | | | | | |
| VDD3V | Operation voltage | | 2.2 | | 3.6 | V |
| F_{XHS} | High speed oscillator frequency | $\text{VDD3V} = 2.2\text{V} \sim 3.6\text{V}$ $\text{OHS_HS} = 1\text{b}$ | | | 10 | MHz |
| | | $\text{VDD3V} = 2.6\text{V} \sim 3.6\text{V}$ $\text{OHS_HS} = 1\text{b}$ | | | 16 | MHz |
| | | $\text{VDD3V} = 2.2\text{V} \sim 3.6\text{V}$ $\text{OHS_HS} = 0\text{b}$ | | | 4 | MHz |
| I_{XHS} | High speed oscillator current | $F_{XHS} = 16\text{MHz}$, $\text{OHS_HS} = 1\text{b}$, ($\text{VDD} \geq 2.6\text{V}$) | | 125 | | uA |
| D_{XHS} | Duty of high oscillator | | 40 | | 60 | % |
| External Low Speed Oscillator | | | | | | |
| F_{XLS} | Low speed oscillator frequency | $\text{VDD3V} = 2.2\text{V} \sim 3.6\text{V}$ | | 32.768 | | KHz |
| I_{XLS} | Low speed oscillator current | | | 4 | | uA |
| D_{XLS} | Duty of low speed oscillator | | 40 | | 60 | % |
| RTC | Normal Mode | $\text{VDD3V}=3.0\text{V}$ @ Flash Run | | 22 | | uA |
| Internal High Speed Oscillator | | | | | | |
| F_{HAO} | Internal high speed oscillator frequency | $F_{HAO} = 2\text{MHz}$, $F_{HAO} = 2\text{MHz}$, after trim ^{Note1} | -10% -2% | 2 1.843 | +10% +2% | MHz |
| | | $F_{HAO} = 4\text{MHz}$, $F_{HAO} = 4\text{MHz}$, after trim ^{Note1} | -10% -2% | 4 4.147 | +10% +2% | MHz |
| | | $F_{HAO} = 10\text{MHz}$, $F_{HAO} = 10\text{MHz}$, after trim ^{Note1} | -10% -2% | 10 9.216 | +10% +2% | MHz |
| | | $F_{HAO} = 16\text{MHz}$, $F_{HAO} = 16\text{MHz}$, after trim ^{Note1} | -10% -2% | 16 15.667 | +10% +2% | MHz |
| | Voltage coefficient | $\text{VDD3V} = 2.2\text{V} \sim 3.6\text{V}$ | -1.5 | | +1.5 | % |
| T_{HAO} | Temperature coefficient | -40~85°C | -2.5 | | +2.5 | % |
| I_{HAO} | Internal high speed oscillator current | $F_{HAO} = 2\text{MHz}$ | | 20 | | uA |
| | | $F_{HAO} = 16\text{MHz}$ ($\text{VDD} \geq 2.6\text{V}$) | | 105 | | uA |
| D_{HAO} | Duty of oscillator | | 40 | | 60 | % |
| WT _{HAO} | Wake up time | $F_{HAO} = 2\text{MHz}$ | | 30 | | us |
| Internal Low Speed Oscillator | | | | | | |
| F_{LPO} | Internal low speed oscillator frequency | $\text{VDD3V} = 3.0\text{V}$ | -20% | 35 | +20% | KHz |
| | Voltage coefficient | $\text{VDD3V} = 2.2\text{V} \sim 3.6\text{V}$ | -1.5 | | +1.5 | % |
| T_{LPO} | Temperature coefficient | -40~85°C | -5 | | 5 | % |
| I_{LPO} | Internal low speed oscillator current | | | 2.5 | | uA |
| D_{LPO} | Duty of low speed oscillator | | 40 | | 60 | % |

HY16F3981 Datasheet

21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash

4X32~6X30 LCD Driver

Note1 :

After Trim: According to the factory calibration parameters of HAO to calibrate HAO, and need to corresponding to the selected HAO frequency. Configure the register 0x40304[7:0]. Please refer to the chapter 6.1.2 of “UG-HY16F3981_EN” to know how to use that in detail.




Figure 5.2-1 HAO Drift vs. VDD3V




Figure 5.2-2 2MHz HAO Drift vs. Temperature




Figure 5.2-3 4MHz HAO Drift vs. Temperature




Figure 5.2-4 10MHz HAO Drift vs. Temperature




Figure 5.2-5 16MHz HAO Drift vs. Temperature




Figure 5.2-6 LPO Drift vs. VDD3V

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver




Figure5.2-5 LPO Drift vs. Temperature

HY16F3981 Datasheet


21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash

4X32~6X30 LCD Driver

5.3. Power Management System

Typical values are at $T_A=25^\circ\text{C}$ and $\text{VDD3V} = 3.0\text{V}$. Unless otherwise noted.

| Sym. | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|--------------------|--------------------------------------|---|------|------|------|-----------------------------|
| VDDA LDO | | | | | | |
| | Output voltage error | | -5 | | 5 | % |
| | Capacitor loading | | 0.1 | 1 | 10 | μF |
| | Settling time | Capacitor loading = 0.1 μF , 99% of VDDA | | 100 | | μs |
| | Operation current | Bias + Band gap + VDDA LDO | | 35 | 50 | μA |
| | Dropout voltage | $I_L=10\text{mA}$ | | 0.2 | | V |
| | Voltage coefficient | $\text{VDD3V} = 2.5 \sim 3.6\text{V}$ | | 0.1 | | %/V |
| | VDDA voltage 1 0x40400[19:18]=00b | $I_L = 0.1\text{mA}$ | 2.3 | 2.4 | | V |
| | VDDA voltage 2 0x40400[19:18]=01b | $I_L = 0.1\text{mA}$ | | 2.6 | | V |
| | VDDA voltage 3 0x40400[19:18]=10b | $I_L = 0.1\text{mA}$ | | 2.9 | | V |
| | VDDA voltage 4 0x40400[19:18]=11b | $I_L = 0.1\text{mA}$ | | 3.2 | | V |
| | Temperature coefficient | By using BRG VDDA=3.0V | | 100 | | $\text{ppm}/^\circ\text{C}$ |
| VDD18 LDO | | | | | | |
| | Output voltage | | 1.7 | 1.8 | 1.9 | V |
| | Capacitor loading | | 100 | 1000 | 2200 | μF |
| | Voltage coefficient | $\text{VDD3V}= 2.2 \sim 3.6\text{V}$ | | 1 | | %/V |
| | Temperature coefficient | | | 50 | | $\text{ppm}/^\circ\text{C}$ |
| | Load regulation | Load = 0.1~1mA | | 0.1 | | V/A |
| | Dropout voltage | Load = 1mA | | 0.2 | | V |
| REF0 Buffer | | | | | | |
| | Output voltage | | 1.1 | 1.2 | 1.3 | V |
| | Capacitor loading | | 22 | 100 | 1000 | μF |
| | Operation current | | | 20 | | μA |
| | Output current | 1% change voltage | -1 | | 1 | mA |
| | Temperature coefficient | $\text{VDDA}=2.9\text{V}$ | | 80 | | $\text{ppm}/^\circ\text{C}$ |
| | Voltage coefficient | $\text{VDDA}= 2.4\text{V} \sim 3.6\text{V}$ | | 0.1 | | %/V |



HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver




Figure 5.3-3 VDD18 vs. VDD3V




Figure 5.3-4 VDD18 vs. Temperature




Figure 5.3-5 VDDA=2.4V vs. Temperature




Figure 5.3-6 REFO vs. Temperature

5.4. Reset Management System

Typical values are at $T_A=25^\circ\text{C}$ and $VDD3V = 3.0\text{V}$. Unless otherwise noted.

| Sym. | Parameter | Min. | Typ. | Max. | Unit |
|------|---|------|------|------|------|
| BOR | Pulse length needed to accepted reset internally, t_{d-LVR} | 2 | | | us |
| | VDD Start Voltage to accepted reset internally ($L \rightarrow H$), V_{LVR} | 1.8 | 1.95 | 2.1 | V |
| | VDD Start Voltage to accepted reset internally ($H \rightarrow L$), V_{HYS} | 1.7 | 1.87 | 2.05 | V |
| | Temperature drift, $T_A=-40^\circ\text{C} \sim 85^\circ\text{C}$ | -50 | | +50 | mV |
| | Hysteresis, $V_{HYS}-V_{LVR}$ | | 80 | | mV |
| POR | Operation Slew Rate | | | 0.1 | V/us |
| | Start Voltage to accepted reset | 0.6 | | | V |





Figure5.4 VLVR and VHYS vs. Temperature

5.5. GPIO Port

Typical values are at $T_A=25^\circ\text{C}$ and $VDD3V = 3.3\text{V}$. Unless otherwise noted.

| Sym. | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|-------------------------------|-----------------------------|-----------------|-----------|------|-----------|------------------|
| PT 2.0 ~ 3.7 GPIO Port | | | | | | |
| R_{PU} | Internal pull high resistor | | 65 | 85 | 105 | $\text{k}\Omega$ |
| V_{IH} | Input high voltage | | 0.7*VDD3V | | | V |
| V_{IL} | Input low voltage | | | | 0.3*VDD3V | V |
| I_{OH} | Source current | | | 10 | | mA |
| I_{OL} | Sink current | | | 10 | | mA |
| PT 6.0 ~ 9.5 GPIO Port | | | | | | |
| V_{IH} | Input high voltage | | 0.6*VDD3V | | | V |
| V_{IL} | Input low voltage | | | | 0.3*VDD3V | V |
| I_{OH} | Source current | VDD3V-0.3V | | 10 | | mA |
| I_{OL} | Sink current | VSS+0.3V | | 10 | | mA |



HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver



5.6. ΣΔADC ENOB and RMS Noise

Typical values are at TA=25°C and VDD3V = 3.3V, VDDA=2.4V and HS_CK=4MHz unless otherwise noted. HY16F3981 provides important input noise specification that aims at ΣΔADC. Table 5.6-1 and Table 5.6-2 lists out the relations of typical noise specification, Gain, Output rate, and maximum input voltage of single end. Test condition configuration and external input signal short, voltage reference: 1.2V and 1024 records were sampled. IA Chopper On means register IACHM=11b.

| <i>ENOB(RMS) with OSR/GAIN at A/D Clock=1Mhz, VDDA=2.4V, VREF=1.2V, IA Chopper On</i> | | | | | | | | | | | | | | | |
|---|-----------------|---|-----|---|-------|------|------|------|------|------|------|------|-------|-------|------|
| Max. Vin(mV) =0.9*VREF ⁽¹⁾ | OSR | | | | 64 | 128 | 256 | 512 | 1024 | 2048 | 4096 | 8192 | 16384 | 32768 | |
| | Output rate(HZ) | | | | 15625 | 7813 | 3906 | 1953 | 977 | 488 | 244 | 122 | 61 | 31 | |
| | Gain | = | IA | x | | | | | | | | | | | |
| ±1080 | 1 | = | off | x | 1 | 15.3 | 16.9 | 17.5 | 18.0 | 18.3 | 18.7 | 19.5 | 20.2 | 20.6 | 21.0 |
| ±540 | 2 | = | off | x | 2 | 15.2 | 16.7 | 17.3 | 17.8 | 18.2 | 18.8 | 19.3 | 19.8 | 20.2 | 20.5 |
| ±270 | 4 | = | off | x | 4 | 15.2 | 16.4 | 17.1 | 17.5 | 18.0 | 18.6 | 19.0 | 19.5 | 19.8 | 20.2 |
| ±135 | 8 | = | off | x | 8 | 14.9 | 16.1 | 16.6 | 17.2 | 17.6 | 18.2 | 18.5 | 18.9 | 19.3 | 19.6 |
| ±270 | 4 | = | 4 | x | 1 | 15.2 | 16.6 | 17.1 | 17.6 | 17.9 | 18.4 | 18.8 | 19.6 | 20.2 | 20.5 |
| ±135 | 8 | = | 4 | x | 2 | 14.8 | 15.9 | 16.5 | 17.0 | 17.4 | 17.9 | 18.4 | 19.0 | 19.4 | 20.0 |
| ±67.5 | 16 | = | 4 | x | 4 | 14.5 | 15.1 | 15.7 | 16.2 | 16.6 | 17.1 | 17.7 | 18.2 | 18.6 | 19.1 |
| ±33.75 | 32 | = | 4 | x | 8 | 13.7 | 14.2 | 14.7 | 15.2 | 15.7 | 16.3 | 16.8 | 17.2 | 17.7 | 18.1 |
| ±135 | 8 | = | 8 | x | 1 | 15.2 | 16.5 | 17.0 | 17.5 | 18.0 | 18.4 | 19.1 | 19.6 | 20.0 | 20.5 |
| ±67.5 | 16 | = | 8 | x | 2 | 14.8 | 15.9 | 16.3 | 16.8 | 17.3 | 17.9 | 18.3 | 18.9 | 19.3 | 19.7 |
| ±33.75 | 32 | = | 8 | x | 4 | 14.3 | 15.0 | 15.4 | 16.0 | 16.5 | 17.0 | 17.5 | 18.0 | 18.4 | 19.0 |
| ±16.875 | 64 | = | 8 | x | 8 | 13.5 | 14.0 | 14.5 | 15.0 | 15.5 | 16.0 | 16.5 | 17.0 | 17.5 | 17.9 |
| ±67.5 | 16 | = | 16 | x | 1 | 15.0 | 16.1 | 16.7 | 17.1 | 17.5 | 18.1 | 18.7 | 19.1 | 19.6 | 20.1 |
| ±33.75 | 32 | = | 16 | x | 2 | 14.5 | 15.3 | 15.8 | 16.3 | 16.7 | 17.3 | 17.8 | 18.2 | 18.7 | 19.3 |
| ±16.875 | 64 | = | 16 | x | 4 | 13.8 | 14.3 | 14.9 | 15.3 | 15.8 | 16.4 | 16.8 | 17.4 | 17.8 | 18.4 |
| ±8.4375 | 128 | = | 16 | x | 8 | 12.8 | 13.4 | 13.9 | 14.4 | 14.8 | 15.4 | 15.9 | 16.3 | 16.9 | 17.4 |
| ±33.75 | 32 | = | 32 | x | 1 | 14.6 | 15.3 | 15.9 | 16.4 | 16.9 | 17.4 | 17.9 | 18.4 | 18.9 | 19.4 |
| ±16.875 | 64 | = | 32 | x | 2 | 13.8 | 14.4 | 14.9 | 15.4 | 15.9 | 16.4 | 16.9 | 17.5 | 17.9 | 18.4 |
| ±8.4375 | 128 | = | 32 | x | 4 | 12.9 | 13.4 | 14.0 | 14.5 | 14.9 | 15.5 | 16.0 | 16.4 | 17.0 | 17.4 |
| ±4.21875 | 256 | = | 32 | x | 8 | 12.0 | 12.5 | 12.9 | 13.5 | 13.9 | 14.5 | 15.0 | 15.5 | 16.0 | 16.4 |

(1) Max.Vin (mV) is the max. input voltage of single end to ground (VSS).

Table 5.6-1 ΣΔADC ENOB Table

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver



| RMS Noise(uV) with OSR/GAIN at A/D Clock=1Mhz, VDDA=2.4V, VREF=1.2V, IA Chopper On | | | | | | | | | | | | | | | |
|--|-----------------|---|-----|---|-------|-------|-------|-------|------|------|------|------|-------|-------|------|
| Max. Vin(mV) =0.9*VREF | OSR | | | | 64 | 128 | 256 | 512 | 1024 | 2048 | 4096 | 8192 | 16384 | 32768 | |
| | Output rate(HZ) | | | | 15625 | 7813 | 3906 | 1953 | 977 | 488 | 244 | 122 | 61 | 31 | |
| | Gain | = | IA | x | | | | | | | | | | | |
| ±1080 | 1 | = | off | x | 1 | 58.85 | 19.18 | 12.49 | 8.86 | 7.08 | 5.33 | 3.24 | 1.98 | 1.46 | 1.11 |
| ±540 | 2 | = | off | x | 2 | 31.64 | 11.13 | 7.10 | 5.13 | 3.92 | 2.52 | 1.75 | 1.28 | 1.00 | 0.79 |
| ±270 | 4 | = | off | x | 4 | 15.79 | 6.77 | 4.29 | 3.19 | 2.19 | 1.52 | 1.11 | 0.79 | 0.64 | 0.48 |
| ±135 | 8 | = | off | x | 8 | 9.30 | 4.20 | 2.91 | 1.98 | 1.42 | 1.00 | 0.79 | 0.61 | 0.45 | 0.38 |
| ±270 | 4 | = | 4 | x | 1 | 15.10 | 5.99 | 4.04 | 3.01 | 2.31 | 1.68 | 1.32 | 0.75 | 0.48 | 0.39 |
| ±135 | 8 | = | 4 | x | 2 | 9.94 | 4.69 | 3.25 | 2.25 | 1.73 | 1.21 | 0.83 | 0.57 | 0.42 | 0.28 |
| ±67.5 | 16 | = | 4 | x | 4 | 6.38 | 4.09 | 2.84 | 1.90 | 1.48 | 1.01 | 0.70 | 0.49 | 0.36 | 0.25 |
| ±33.75 | 32 | = | 4 | x | 8 | 5.56 | 3.99 | 2.74 | 1.93 | 1.35 | 0.91 | 0.65 | 0.49 | 0.33 | 0.26 |
| ±135 | 8 | = | 8 | x | 1 | 7.99 | 3.15 | 2.25 | 1.54 | 1.14 | 0.84 | 0.52 | 0.36 | 0.28 | 0.19 |
| ±67.5 | 16 | = | 8 | x | 2 | 5.05 | 2.44 | 1.81 | 1.26 | 0.88 | 0.60 | 0.45 | 0.31 | 0.22 | 0.17 |
| ±33.75 | 32 | = | 8 | x | 4 | 3.56 | 2.28 | 1.66 | 1.14 | 0.79 | 0.55 | 0.40 | 0.29 | 0.20 | 0.14 |
| ±16.875 | 64 | = | 8 | x | 8 | 3.21 | 2.23 | 1.56 | 1.13 | 0.78 | 0.56 | 0.38 | 0.28 | 0.19 | 0.15 |
| ±67.5 | 16 | = | 16 | x | 1 | 4.57 | 2.04 | 1.38 | 1.03 | 0.76 | 0.53 | 0.35 | 0.25 | 0.19 | 0.13 |
| ±33.75 | 32 | = | 16 | x | 2 | 3.12 | 1.83 | 1.29 | 0.94 | 0.70 | 0.46 | 0.32 | 0.25 | 0.17 | 0.11 |
| ±16.875 | 64 | = | 16 | x | 4 | 2.57 | 1.79 | 1.23 | 0.89 | 0.62 | 0.43 | 0.32 | 0.22 | 0.16 | 0.11 |
| ±8.4375 | 128 | = | 16 | x | 8 | 2.58 | 1.74 | 1.21 | 0.86 | 0.62 | 0.43 | 0.31 | 0.23 | 0.15 | 0.11 |
| ±33.75 | 32 | = | 32 | x | 1 | 3.02 | 1.76 | 1.20 | 0.85 | 0.61 | 0.43 | 0.29 | 0.21 | 0.15 | 0.10 |
| ±16.875 | 64 | = | 32 | x | 2 | 2.54 | 1.69 | 1.16 | 0.82 | 0.59 | 0.41 | 0.30 | 0.20 | 0.15 | 0.10 |
| ±8.4375 | 128 | = | 32 | x | 4 | 2.35 | 1.65 | 1.14 | 0.79 | 0.58 | 0.40 | 0.28 | 0.21 | 0.14 | 0.10 |
| ±4.21875 | 256 | = | 32 | x | 8 | 2.22 | 1.56 | 1.16 | 0.79 | 0.59 | 0.39 | 0.29 | 0.20 | 0.14 | 0.10 |

Table 5.6 -2 ΣΔADC RMS Table

Note :

The IA measurement input range :

When VDDA=2.4V, BIAS voltage(REFO)=1.2V, input signal=+/-1080mV

HY16F3981 Datasheet

21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash

4X32~6X30 LCD Driver




Figure 5.6-1(a) RMS Noise Diagram




Figure 5.6-1(b) Output Code Diagram




Figure 5.6-2(a) RMS Noise Diagram




Figure 5.6-2(b) Output Code Diagram




Figure 5.6-3(a) RMS Noise Diagram




Figure 5.6-3(b) Output Code Diagram

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver



5.7. ADC Management System

All specifications at $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$,

VDDA=REFP=3.0V, REFN=VSS, Unless otherwise noted.

| Sym. | Parameter | Test Conditions | | Min. | Typ. | Max. | Unit |
|--------------------------------|---|--|--------------|------------------------------------|------|-------|-----------------------|
| Analog Inputs | | | | | | | |
| | Full-scale input voltage ($\text{VINP} - \text{VINN}$) ^{Note1} | Considering ADC performance matches ADC ENOB table. REFP=VDDA, REFN=VSS VREF be set to 1/2 only | | $\pm 0.5^*\text{VREF}/\text{Gain}$ | | | V |
| | | Considering ADC performance matches ADC ENOB table. REFP=REFO_I REFN=VSS VREF be set to 1 only | | $\pm \text{VREF}/\text{Gain}$ | | | |
| | Common-mode input range | Gain = 1, @ 25°C | | VSS-0.2V | | VDDA | V |
| System Performance | | | | | | | |
| | Resolution | No missing codes | | 24 | | | Bits |
| | Data rate | | | ADC Clock /OSR | | | SPS |
| | Digital filter settling time | Full setting | | | 3 | | Data |
| | Integral nonlinearity (INL) | Differential input End-point fit, OSR=32768 | | 15 | | | PPM |
| | ADC Gain drift | | | 2 | | | ppm/ $^\circ\text{C}$ |
| | Normal-mode rejection | $f_{IN}=60\text{Hz}$ $\pm 1\text{Hz}$, Output rate = 31 SPS | Internal OSC | | 70 | | dB |
| | | | External OSC | | 80 | | dB |
| | Common-mode rejection | $\Delta VDDA = 0.1\text{V}$ @ DC | | 80 | | | dB |
| | Input-referred noise | Output rate= 31 SPS, ADC Gain=1 | | 0.38 | | | μV , rms |
| | Power-supply rejection | $\Delta VDDA = 0.1\text{V}$ @ DC | | 80 | | | dB |
| Voltage Reference Input | | | | | | | |
| | Voltage reference input | VREF = REFP - REFN | | | | VDDA | V |
| | Positive Reference Input | REFP, @ 25°C | | >REFN | | VDDA | V |
| | Negative Reference Input | REFN, @ 25°C | | VSS | | <REFP | V |
| ADC Modulator Current | | | | | | | |
| ADC | ADC Modulator | VDD3V=3.3V, VDDA=2.4V, ADC Clock=1Mhz | | 350 | | | uA |
| IA | ADC IA | VDD3V=3.3V, VDDA=2.4V | | 300 | | | uA |


Note1 :

When $\text{REFP}-\text{REFN}(\text{VREF}) = 1^*\text{VDDA}$

$\text{VINP}-\text{VINN}$, Differential input signal can't more than the $1/2^*\text{VDDA}$, otherwise occurs the Linearity problem

When $\text{REFP}-\text{REFN}(\text{VREF}) = 1/2^*\text{VDDA}$

VINP-VINN, Differential input signal can't more than the $0.9 \times VREF$, otherwise occurs the Linearity problem



5.8. Internal Temperature Sensor

Typical values are at $T_A=25^\circ\text{C}$, $\text{VDD}_3\text{V} = 3.0\text{V}$, and $\text{VDDA}=2.4\text{V}$. Unless otherwise noted.

| Sym. | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|-------------------|--|--|------|---------|------|------------------------------|
| TC_S | Sensor temperature drift | | | 172 | | $\mu\text{V}/^\circ\text{C}$ |
| KT | Absolute temperature scale 0°K | | | -283 | | $^\circ\text{C}$ |
| TC_{ERR} | One point calibrate error temperature | Calibration at 25°C of $-40^\circ\text{C}\sim85^\circ\text{C}$ | | ± 2 | | $^\circ\text{C}$ |




Figure 5.8-1 ADC Temperature Sensor Error

5.9. 12-Bit Resistance Ladders

Typical values are at $T_A=25^\circ\text{C}$ and $\text{VDD3V} = 3.0\text{V}$. Unless otherwise noted.

| Sym. | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|----------------------------------|--|--|------|---------|------|----------|
| | Resolution | Monotonic | | 12 | | Bit |
| | Power Supply | | 2.4 | | VDDA | V |
| | Operation current | | | 50 | | uA |
| V_{OUT} | Output range | DA output is between VR- and VR+ | 0 | | VDDA | V |
| V_{REFP} | Positive reference voltage range | $V_{\text{REFP}} > V_{\text{REFN}}$ | 0 | | VDDA | V |
| V_{REFN} | Negative reference voltage range | | 0 | | VDDA | V |
| R_{ON} | 12-Bit Resistance ladders. output switch(DAOE switch resistance) | $\text{VDDA}=2.4\text{V}$ $0.5\text{V} < \text{DAO} < \text{VDDA}-0.5\text{V}$ | | | 200 | Ω |
| | | $\text{VDDA}=2.4\text{V}$ $0.5\text{V} > \text{DAO},$ $\text{DAO} > \text{VDDA}-0.5\text{V}$ | | 10 | | Ω |
| R_{RSW} | Reference voltage switch(Vrefp switch resistance, Vrefn switch resistance) | $V_{\text{REFP}} = 2.2\text{V}$, $V_{\text{REFN}} = 0\text{V}$, $\text{VDDA} = 2.4\text{V}$ | | 15 | 30 | Ω |
| R_{LADDER} | One LSB resistance ladder | | 170 | 200 | 230 | Ω |
| INL | Integral linearity error | $\text{VR+} = 2.4\text{V}$, $\text{VR-} = 0\text{V}$ | | ± 3 | | LSB |
| DNL | Differential linearity error | $\text{VR+} = 2.4\text{V}$, $\text{VR-} = 0\text{V}$ | | ± 1 | | LSB |
| Eos | Offset error | $\text{VR+} = 2.4\text{V}$, $\text{VR-} = 0\text{V}$ | | 1 | | LSB |
| 12-Bit Resistance Ladders. | (Vin Floating) | $\text{VDD3V}=3.3\text{V}$, $\text{VDDA}=2.4\text{V}$ | | 0.1 | | uA |




Figure 5.9-1 12-Bit Resistance DNL




Figure 5.9-2 12-Bit Resistance INL

5.10. Rail to Rail OPA Management System

Typical values are at $T_A=25^\circ\text{C}$, $VDD3V = 3.0V$, and $C_{LCD}=10\mu\text{F}$. Unless otherwise noted.

| Sym. | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|-----------------------|--|---|------|------|------|------|
| VDDA | Power supply | | 2.4 | | 3.6 | V |
| V _{OUT} | Output range | | 0 | | VDDA | V |
| V _{IN} | Input common range | | 0 | | VDDA | V |
| I _{OPA} | OPAMP current | | | 120 | | uA |
| I _{OPA_LOAD} | Output current loading (push or pull) | VDDA = 3.0V, 0.3V < Output voltage < VDDA-0.3V | | | 1 | mA |
| | | VDDA = 2.4V, 0.3V < Output voltage < VDDA-0.3V | | | 0.5 | mA |
| C _{LOAD} | Max output capacitor load | | | | 1 | nF |
| SR | Slew rate | Loading R=10K, C=100pF, 0.3V to VDDA-0.3V | | 0.6 | | V/us |
| UGB | Unit gain bandwidth | Loading C=100pF | | 1000 | | KHz |
| V _{os} | Offset error | V _{in} = 1.2V | -5 | | +5 | mV |
| DFD | Digital filter delay | VDDA = 3.0V | | 2 | | us |
| C _{SA} | Sample capacitor | | | 10 | | pF |

5.11. LVD Comparator Management System

Typical values are at TA=25°C and VDD3V = 3.0V. Unless otherwise noted.

| Sym. | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|--------------------------|--|-----------------|------|-------|------|--------|
| LVD | Operation current, I_{V12_BOR} | | 1 | | | uA |
| | Operation current, I_{V12_BGR} | | 10 | | | uA |
| | V12_BOR Reference Voltage | | 1.1 | 1.2 | 1.3 | V |
| | V12_BOR Reference Voltage Temperature drift | | | 50 | | PPM/°C |
| | V12_BOR Reference Voltage to VDD3V Voltage drift | | | ±2 | | %/V |
| | V12_BGR Reference Voltage | | 1.15 | 1.2 | 1.25 | V |
| | V12_BGR Reference Voltage Temperature drift | | | 50 | | PPM/°C |
| | V12_BGR Reference Voltage to VDD3V Voltage drift | | | ±0.2 | | %/V |
| | Compare reference voltage temperature drift, $T_A = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$ | | | 50 | | ppm/°C |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=1111b | | | 3.4 | | |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=1110b | | | 3.3 | | |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=1101b | | | 3.2 | | |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=1100b | | | 3.1 | | |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=1011b | | | 3.0 | | |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=1010b | | | 2.9 | | |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=1001b | | | 2.8 | | |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=1000b | | | 2.7 | | |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=0111b | | | 2.6 | | |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=0110b | | | 2.5 | | |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=0101b | | | 2.4 | | |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=0100b | | | 2.3 | | |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=0011b | | | 2.2 | | |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=0010b | | | 2.1 | | |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=0001b | | | 2.0 | | |
| | Detect V_{DD3V} voltage rang by user option, V_{SVS} VLDS [3:0]=0000b | | | LVDIN | | |
| LVD : Low Voltage Detect | | | | | | |




Figure 5.11-1 V12 vs. VDD3V

HY16F3981 Datasheet
21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash
4X32~6X30 LCD Driver

5.12. LCD System

Typical values are at TA=25°C, VDD3V = 3.3V, and CVLCD=10uF. Unless otherwise noted.

| Sym. | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|------------------|---|---|--|------|------|----------|
| I _{LCD} | Operation Current Charge Pump Mode | | | 10 | | uA |
| VLCD | Supply Voltage Range | VLCD | With Buffer | 2.50 | 3.80 | V |
| VLCD | Embedded Charge Pump Output Voltage @ VLCD Pin | VDD3V = 2.4V CVLCD = 10uF | Mode1: Da- ta ¹ =00_011B (After trim) Note1 | -5% | 3.43 | +5% |
| | | | Mode1: Da- ta ¹ =00_011B | -10% | 3.30 | +10 % |
| | | | Mode2: Data ¹ =00_100B (After trim) Note1 | -5% | 3.16 | +5% |
| | | | Mode2: Data ¹ =00_100B | -10% | 3.00 | +10 % |
| | | | Mode3: Data ¹ =00_101B (After trim) Note1 | -5% | 2.93 | +5% |
| | | | Mode3: Data ¹ =00_101B | -10% | 3.00 | +10 % |
| | | | Mode4: Da- ta ¹ =11_101B (After trim) Note1 | -5% | 2.73 | +5% |
| | | | Mode4: Da- ta ¹ =11_101B | -10% | 2.80 | +10 % |
| | | | Mode5: Da- ta ¹ =01_101B (After trim) Note1 | -5% | 2.55 | +5% |
| | | | Mode5: Da- ta ¹ =01_101B | -10% | 2.6 | +10 % |
| Z _{LCD} | Output Impedance With LCD Buffer | F _{LCD} = LS_CK/32/9, VLCD = 3.16V | | 10 | | KΩ |

Data1 Bit: 0X41B10 [EN_Rshift1, EN_Rshift0], 0X41B00 [VLCD2, VLCD1, VLCD0]

Note1 :

After Trim : According to the factory calibration parameters of VLCD to calibrate VLCD, and need to corresponding to the selected VLCD voltage. User can refer to the document "UG-HY16F3981_EN" to know how to use that in detail.




Figure5.12-1 VLCD(Mode1) vs. VDD3V

Figure5.12-2 VLCD(Mode2) vs. VDD3V

HY16F3981 Datasheet

21-bit ENOB ΣΔADC, 32-bit MCU & 64KB Flash

4X32~6X30 LCD Driver




Figure5.12-3 VLCD(Mode3) vs. VDD3V




Figure5.12-5 VLCD(Mode5) vs. VDD3V




Figure5.12-4 VLCD(Mode4) vs. VDD3V




Figure5.12-6 VLCD current vs. VDD3V

6. Ordering Information

6.1. HY16F3981 Series Device No. Selection

| Order Name | Package Type | Pin | PKG Type | | Code No. ² | Shipment Type | Quantity Per Package | Material | MSL ³ |
|----------------|--------------|-----|-------------|-----|-----------------------|---------------|----------------------|--------------------|------------------|
| | | | Description | | | | | | |
| HY16F3981-D000 | Die | - | D | 000 | - | - | | Green ⁴ | - |
| HY16F3981-L064 | LQFP | 64 | L | 064 | - | Tray | 250 | Green ⁴ | MSL-3 |
| HY16F3981-E028 | SSOP | 28 | E | 028 | 000 | Tube | 48 | Green ⁴ | MSL-3 |
| HY16F3981-E028 | SSOP | 28 | E | 028 | 000 | Tape & Reel | 2000 | Green ⁴ | MSL-3 |

¹ Device No.: Model No. – Package Type Description

HY16F3981-L064

IC part
Number

IC PKG Type

EX : You request in LQFP 64 package.

The device No. will be HY16F3981-L064.

And please clearly indicate the shipment packing type when placing orders.

³ MSL:


The Moisture Sensitivity Level ranking conforms to IPC/JEDEC J-STD-020 industry standard categorization. The products are processed, packed, transported and used with reference to IPC/JEDEC J-STD-033.

⁴ Green (RoHS & no Cl/Br):

HYCON products are Green products that compliant with RoHS directive and are Halogen free (Br<900ppm or Cl<900ppm or (Br+Cl)<1500ppm)

7. Package Information

7.1. LQFP 7*7 64L(L064) Dimensions






| VARIATIONS (ALL DIMENSIONS SHOWN IN MM) | | | |
|---|----------|------|------|
| SYMBOLS | MIN. | NOM. | MAX. |
| A | — | — | 1.60 |
| A1 | 0.05 | — | 0.15 |
| A2 | 1.35 | 1.40 | 1.45 |
| b | 0.13 | 0.18 | 0.23 |
| c | 0.09 | — | 0.20 |
| D | 9.00 BSC | | |
| D1 | 7.00 BSC | | |
| e | 0.40 BSC | | |
| E | 9.00 BSC | | |
| E1 | 7.00 BSC | | |
| L | 0.45 | 0.60 | 0.75 |
| L1 | 1.00 REF | | |
| θ | 0° | 3.5° | 7° |

Note:

1. All dimensions refer to JEDEC OUTLINE MS-026.
2. Do not include Mold Flash or Protrusions.
3. Unit: mm.

7.2. SSOP28 (209mil) Dimensions

7.2.1. 7.2.1 Package Dimensions




| SYMBOLS | MIN | NOM | MAX |
|----------------|------------|-------|-------|
| A | - | - | 2.00 |
| A1 | 0.05 | - | - |
| A2 | 1.65 | 1.75 | 1.85 |
| b | 0.22 | - | 0.38 |
| c | 0.09 | - | 0.25 |
| D | 10.05 | 10.20 | 10.50 |
| E1 | 5.00 | 5.30 | 5.60 |
| E | 7.65 | 7.80 | 7.90 |
| L | 0.55 | 0.75 | 0.95 |
| e | 0.65 BASIC | | |
| θ° | 0 | 4 | 8 |

Note:


1. All dimensions refer to JEDEC OUTLINE MO-150.
2. Do not include Mold Flash or Protrusions.
3. Unit: mm.

7.2.2. Tape & Reel Information

Reel Dimensions



Carrier Tape Dimensions




| SYMBOLS | Reel Dimensions | | Carrier Tape Dimensions | | | | | | | | | | |
|-----------|-----------------|---------|-------------------------|-------|-------|-------|-------|-------|-------|-------|-------|---------|-------|
| | A | W1 | A0 | B0 | K0 | P0 | P1 | P2 | E | F | D0 | W | |
| Spec. | 330 | 24.5 | 8.40 | 10.65 | 2.40 | 4.00 | 12.00 | 2.00 | 1.75 | 11.50 | 1.50 | 24.00 | |
| Tolerance | +6/-3 | +1.5/-0 | ±0.10 | ±0.10 | ±0.10 | ±0.10 | ±0.10 | ±0.10 | ±0.10 | ±0.10 | ±0.10 | +0.1/-0 | ±0.30 |

Unit: mm

Note: 10 Sprocket hole pitch cumulative tolerance is ±0.20mm.

7.2.2.3 Pin1 direction



8. Revision Record

Major differences are stated thereafter:

| Version | Page | Revision Summary | Date |
|---------|------|---|------------|
| V04 | ALL | Synchronize Chinese version 04 | 2017/08/14 |
| V05 | ALL | <ul style="list-style-type: none"> 1. Remove PT3.2 & PT3.3 Multiplexing pin function, only to retain AIO4 & AIO5 analog function. 2. Modify 5.5 sections RPU (Internal pull high resistor) Specifications. 3. Added 5.9 sections RLADDER (One LSB resistance ladder) Specifications. Increase the upper and lower limits of the RLADDER parameter 4. Modify 5.9 sections RON Test Conditions description. 5. Modify the 12-bit Resistance Ladder network diagram and added the electrical specifications. 6. Modify ADC network diagram 7. Modify ADC ENOB(RMS) and RMS noise Table | 2017/10/13 |
| V06 | ALL | <ul style="list-style-type: none"> 1. Added SSOP28 non-support LCD function application circuit (IR measurement application and blood pressure sensor application) 2. Remove HW I2C function. 3. Modify positive reference input and Negative reference Input range description 4. Added IA measurement input range 5. Added VDDA Voltage1~4 register description 6. Added Note1, ADC differential input range limitation | 2018/05/25 |
| V07 | ALL | <ul style="list-style-type: none"> 1. Add HW I2C function. 2. Add PT3.2 & PT3.3 Multiplexing pin function. 3. Add description on the characterization of the Flash ROM. 4. Add description on the VLCD, 5-stage VLCD voltage can be provided through a calibration VLCD trim function. 5. Revise block diagram and LVD voltage. 6. Revise IR application circuit. (RF resistance change to 100k, Add the switch between REFO and AI1) 7. Revise Timer B block diagram (TBCLK correct to TBCK, TMBC0/TMBC1/TMBC2 correct to TBC0/TBC1/TBC2, ENTMB correct to TBEN) 8. Revise Timer B2 block diagram (TB2CLK correct to TB2CK, TMB2C0/TMB2C1/TMB2C2 correct to TB2C0/TB2C1/TB2C2, ENTMB2 correct to TB2EN) 9. Revise Timer C block diagram (ENTMC correct to TCEN) | 2021/05/12 |